skip page navigationOregon State University

School of Electrical Engineering & Computer Science

School of Electrical Engineering and Computer Science


Cadence University Program Member

Cadence




Value-added Items


Courses and Research

We have been using Design Framework II mainly for research in the field of Analog Circuit Design. However, Cadence tools are also being taught for the following graduate courses:
In this course, students are introduced to the Cadence tools (Virtuoso Schematic Editor and Virtuoso Layout) through the design and layout of an operational amplifier.
  • ECE 520: Analog CMOS Integrated Circuits
    Course Description: Principles and techniques of design of electronic circuits with focus on a design methodology for analog integrated circuits. Practical aspects of using CAD tools in analyzing and laying out circuits will be discussed.

    In this course, students are assigned projects such as the design of operational amplifiers and switched-capacitor filters. Cadence tools used for these projects are Virtuoso Schematic Editor and Spectre.

  • ECE 599: Phase-Locked Loops - I
    Course Description: Analysis and design of phase-locked loop (PLL) architectures and circuits for communication systems. Emphasis is on fundamental understanding, design intuition, and implementation of PLLs in modern-day CMOS processes. Topics include acquisition, tracking, noise properties of PLLs, integer/fractional-N PLLs, digital PLLs, delay-locked loops, and clock and data recovery circuits.

    In this course, students are assigned projects on the design of phase-locked loops. Cadence tools used for these projects are Virtuoso Schematic Editor, Spectre, AMS, and APS.

  • ECE 599: Phase-Locked Loops - II
    Course Description: Analysis and design of advanced phase-locked loop (PLL) architectures and circuits. Emphasis is on behavioral modelling, system simulation, and circuit implementation of PLLs in modern-day CMOS processes. Topics covered include supply-regulated PLLs, delay-locked loops, fractional-N PLLs , digital PLLs, and clock and data recovery circuits.

    In this course, students are assigned projects on the design of phase-locked loops in which the supply noise sensitivity of the VCO is minimized. Cadence tools used for these projects are Virtuoso Schematic Editor, Spectre, AMS, and APS.

  • ECE 621: Radio Frequency IC Design
    Course Description: Radio frequency (RF) circuits. Principles, analysis, and design of bipolar and MOS RF IC building blocks: low noise amplifiers, mixers, oscillators, frequency synthesizers.

    In this course, students are assigned homeworks and projects related to the design of low noise amplifiers, mixers, and oscillators. Cadence tools used for these projects are Spectre and APS.

  • ECE 626: Analog CMOS Circuit Design
    Course Description: Switched-capacitor circuit design, on-chip filters, data converters. Practical aspects of analog CMOS IC design.

    Among other projects, students use Cadence tools for advanced opamp design and continuous time filter design. Also, the course includes a final project, where more complex circuits such as a delta-sigma converter are designed.

Research

We are active in the design of low-voltage (1 V supply, no voltage boosters) delta-sigma and pipeline A/D converters, high-linear DACs, high-speed (100 MHz clock) delta-sigma converters, phase-locked loops, clock and data recovery circuits, and RF building blocks.

The tools used in these designs are: Virtuoso Schematic Editor for schematic capture, Spectre and Verilog for circuit simulation, AMS for mixed-signal simulation, APS for fast simulation, Virtuoso/Assura/Dracula for layout and verification, and Encounter for place and route in synthesis of digital logic.

Links

Cadence Worldwide University Software Programs

Disclaimer

Information is provided 'as is' without warranty of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise. Please use this information at your own risk. We recommend using it on a copy of your data to be sure you understand what it does and under your conditions. Keep your master intact until you are satisfied with the use of this information within your environment.


Cadence is a trademark of Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134.

Last updated: May 3, 2019
Maintained by Karti Mayaram (541) 737-2972