A Fast ACSU Architecture for Viterbi Decoder Using T-Algorithm

Jinjin He, Huaping Liu, Senior Member, IEEE, and Zhongfeng Wang*, Senior Member, IEEE
School of EECS, Oregon State University, Corvallis, Oregon, 97330, email: {hejin, hliu} eecs.orst.edu.
Broadcom Corporation, Irvine, CA, 92618 USA, email: zfwang@broadcom.com.

Abstract—Modern digital communication systems usually employ convolutional codes with large constraint length for good decoding performance, which leads to large complexity and power consumption in Viterbi decoders. It is essential to use T-algorithm in Viterbi decoders to prune significant portions of the trellis states to dramatically reduce power consumption. However, the operation of searching for the best path metrics in the add-compare-select loop in T-algorithm significantly limits the clock speed. In this paper, we propose an efficient architecture based on pre-computation for Viterbi decoders incorporating T-algorithm. Through optimization at both algorithm level and architecture level, the new architecture greatly shortens the long critical path introduced by the conventional T-algorithm. The design example provided in this work demonstrates more than twice improvement in clock speed with negligible computation overhead while maintaining decoding performance.

I. INTRODUCTION

Convolutional coding is one of the widely used techniques for correcting errors in digital communication systems. The error-correcting capability of a convolutional code is related to the width of correlated bits, which is referred to as constraint length k. Convolutional codes with a larger k could in general provide better performance. For decoding of convolutional codes, maximum likelihood (ML) algorithms are typically employed, among which the Viterbi algorithm (VA) [1] achieves ML performance with low computation complexity.

A typical functional diagram of the corresponding Viterbi decoder (VD) is shown in Fig. 1. First, branch metrics (BMs) are calculated from the received symbols. Then, BMs are fed into the add-compare-select unit (ACSU) that recursively computes the path metrics (PMs) and outputs decision bits for each possible state transition. After that, the decision bits are stored in and retrieved from the survivor-path memory unit (SMU) in order to decode the source bits along the final survivor path. The PMs of the current iteration are stored in the PM unit (PMU) and read out for use in the next iteration.

The algorithm compares the differences with T; only the states with a difference less than T survive and are used for the calculation in the next cycle. Since the process involves the searching of the optimal PM in the ACS loop, clock speed of the entire design will decrease.

To achieve high speed, it is possible to implement a $2^{k-1}$ inputs comparator with fully parallel architecture. However, it will cause significant hardware overhead, which conflicts with the design goal of less computation and low power consumption. Several works [4]-[6] have proposed new schemes for high speed T-algorithm implementation. All these schemes use an estimated (or approximated) optimal PM derived from the optimal BM instead of finding the accurate value in each cycle. Also, in these methods, compensation schemes are introduced to ensure that the estimated value is not drifting too far away from the accurate one.

These methods combined with compensation algorithms have shown good results on low-rate ($1/R, R = 2, 3, 4, \ldots$) codes in [4]-[6]. However, we have observed from our simulation results that, as the code rate increases, the bit-error-rate (BER) performance degrades. This is mainly caused by the drifting error of the estimated optimal PM value, which increases as the code rate increases. When these schemes are applied on high-rate ($R < 1/2$) codes, serious problems (losing the entire survivor path) that significantly affect the BER performance arise. Moreover, these methods usually require extra parameters for the compensation algorithms, which can only be obtained from simulations and cannot be adjusted based on real-time channel information, making it less attractive in practical implementation.

In this paper, we propose a new architecture for the Viterbi decoder using T-algorithm. Unlike existing works such as [4]-[6], an accurate optimal PM is guaranteed to be found at each cycle and no extra parameters are needed. Since the optimal PM is accurate in the proposed architecture, the new architecture keeps the same BER performance as the conventional T-algorithm, and is well suited for high-rate codes. Meanwhile, pre-computation combined with pipelining greatly shortens the long critical path. It will be shown in Section III that the critical path of the new scheme could reach the theoretical iteration bound.

The remainder of the paper is organized as follows. Section II presents the general idea of the proposed pre-computation scheme. The example of a high-rate code and the details of the design are discussed in Section III. Section IV presents the simulation and synthesis results, followed by conclusion in Section V.
II. THE PRE-COMPUTATION ALGORITHM

The basic idea of pre-computation is as follows. Consider a VD for a convolutional code with the constraint length of \( k \), where each state receives \( p \) candidate paths. If the branch metrics are calculated based on the Euclidean distance, the optimal PM becomes the minimum value of all the PMs.

\[
\text{PM}_{\text{opt}}(n) = \min \{ \text{PM}_0(n), \text{PM}_1(n), \ldots, \text{PM}_k(n) \}
\]

\[
\text{PM}_{\text{opt}}(n) = \min \{ \text{PM}_0(n-1) + \text{BM}_0(n), \text{PM}_1(n-1) + \text{BM}_1(n), \ldots, \text{PM}_k(n-1) + \text{BM}_k(n) \}
\]

The trellis butterflies for a VD usually have a symmetric structure. In other words, the states can be grouped into \( m \) clusters, where all the clusters have the same number of states and all the states in the same cluster will be extended by the same BMs. Thus, Eq. (1) can be re-written as

\[
\text{PM}_{\text{opt}}(n) = \min \{ \text{PM}(n-1) + \text{BM}(n) \}
\]

\[
\text{PM}(n-1) + \text{BM}(n) = \text{PM}(n-1) + \text{BM}(n) \]

The \( \text{min(BMs)} \) for each cluster can be easily obtained from the BMU, and the \( \text{min(PMs)} \) at time \( n-1 \) in each cluster can be pre-calculated at the same time when the ACUS is updating the new PMs for time \( n \). Therefore, a look-ahead architecture is formed here to calculate the accurate optimal PM at time \( n \). Theoretically, when we continuously decompose PMs(\( n \)), PMs(\( n-2 \)), \ldots, the pre-computation scheme can be extended to \( q \) steps, where \( q \) is any positive integer that is less than \( n \). Hence, \( \text{PM}_{\text{opt}}(n) \) can be calculated directly from PMs(\( n-q \)) in \( q \) cycles.

For low-rate convolutional codes, pre-computation is usually inefficient because the number of states in the VD is much greater than that of BMs. In this case, at least 4 steps of pre-computation are needed to maintain an acceptable clock speed, which will cause large amount of hardware and computation overhead. However, for high-rate codes, the number of BMs is also large and each state receives more than 2 candidate paths. In this case, one to two steps of pre-computation are enough since regular update of new PMs also takes long time. In the next section, we show an example of a rate-\( 1/2 \) code that employs 1 or 2 steps of pre-computation. The clock speed can approach the fastest value achievable in theory. In addition, the BER performance of the proposed scheme is the same as that of the conventional \( T \)-algorithm.

III. THE PRE-COMPUTATION ARCHITECTURES

High-rate convolutional codes are commonly employed for spectrum-constraint applications. For example, the rate-\( 1/4 \) code shown in Fig. 2 is used in a 4-dimensional trellis coded modulation (4-D TCM) for Space Data Systems [7].

Although there are only 64 states in the corresponding VD for the code shown in Fig. 2, the number of BMs is 16 and each state receives 8 candidate paths. The computation complexity of this VD is equivalent to that of a rate-\( 1/2 \) code with 256 states. Therefore, applying \( T \)-algorithm can effectively reduce the overall computation complexity. The BER performance and computational complexity of the VD employing \( T \)-algorithm with different threshold are shown in Fig. 3 and Fig. 4, respectively. The simulation is set for a decoder dealing with rate 11/12 4-D TCM signals [7] in an additive white Gaussian noise (AWGN) channel. It is shown in Fig. 3 that the threshold “Tpm” can be reduced to 0.3 with less than 0.1 dB performance loss compared with the ideal Viterbi algorithm.

In the above discussion, computational complexity refers to the number of average candidate paths generated by ACSU each cycle. For a regular VD, there are 512 (\( 64 \times 8 \)) paths. It can be observed from Fig. 4 that, as we lower down threshold “Tpm”, the number of average enabled states as well as the enabled additions is dropping down. At the high SNR region (\( \text{SNR} \geq 12 \text{ dB} \)), the number of enabled additions can be reduced to 1/10 of that for a regular VD (when Tpm = 0.3), which indicates a dramatic reduction of the power consumption. Although the implementation of \( T \)-algorithm itself will introduce extra operations, compared with the saved computation, it is really a small portion.

![Figure 2. Rate \( 1/4 \) convolutional encoder.](image1)

![Figure 3. BER performance of \( T \)-algorithm.](image2)
A crucial issue with implementing $T$-algorithm is how to quickly find out the optimal PM (the minimum value).

The shortest critical path we can achieve is from the regular ACSU without $T$-algorithm. That’s the amount of time each state needs to update its state value, as shown below.

$$T_{\text{full\_trelis}} = T_{\text{adder}} + T_{8\text{-input\_comparator}}.$$  

A fully parallel 8-input comparator needs 28 adders and a large look-up table. To achieve a balanced trade-off between hardware area and clock speed, all comparators are designed to process at most 4 data in parallel. Comparators dealing with more inputs are built up with 2-input or 4-input comparators. The critical path now becomes

$$T_{\text{full\_trelis}} = T_{\text{adder}} + T_{4\text{-in\_comp}} + T_{2\text{-in\_comp}}.$$  

(3)

Next, let us consider the VD with $T$-algorithm. The general functional diagram is shown in Fig. 5, where $T$-algorithm is implemented in the “PM purge algorithm” unit (PPAU).

In a VD with conventional $T$-algorithm implementation, the optimal PM is calculated from the 64 newly updated PMs. To find the minimum value of the 64 PMs, we use an architecture consisting of 3-stage 4-input comparators as shown in Fig. 6.

The critical path for the conventional $T$-algorithm implementation is computed by Eq. (4).

$$T_{\text{conv\_T\_alg}} = T_{\text{adder}} + T_{4\text{-in\_comp}} + T_{2\text{-in\_comp}} + 3T_{4\text{-in\_comp}} + T_{\text{adder}} + T_{2\text{-in\_comp}}$$

$$= 2T_{\text{adder}} + 4T_{4\text{-in\_comp}} + 2T_{2\text{-in\_comp}}.$$  

(4)

The critical path for the SPEC-$T$-algorithm is slightly different from the one shown in Fig.3, where the minimum BM is sent to the PPAU from the BMU. Since the estimated optimal PM is calculated each cycle, an accurate optimal PM is also needed every 6 to 7 cycles to compensate for the estimated one. For example, at time slot $n$, the decoder memorizes $PM_{\text{opt\_esti}}(n)$ and $PMs(n)$. After 7 cycles, $PM_{\text{opt\_accu}}(n)$ is added to $PM_{\text{opt\_esti}}(n+7)$. The problem with this compensation scheme is that the error between $PM_{\text{opt\_esti}}$ and $PM_{\text{opt\_accu}}$ accumulates over at least 7-cycles due to the inherent delay of the scheme itself.

A. One-step pre-computation

For the convenience of discussion, we define the left-most register in Fig. 2 as the most-significant-bit (MSB) and the right-most register as the least-significant-bit (LSB). The 64 states and PMs are labeled from 0 to 63.

A careful study reveals that the 64 states can be partitioned in two groups: odd-numbered PMs (when the LSB is ‘1’) and even-numbered PMs (when the LSB is ‘0’). The odd PMs are all extended by odd BMs (when $Z_0$ is ‘1’) and the even PMs are all extended by even BMs (when $Z_0$ is ‘0’). The minimum PM becomes:

$$PM_{\text{opt}}(n) = \begin{cases} 
\min \{ & 
\min (\text{even PMs \,(n-1)}) + \min (\text{even BMs}(n)), \\
\min (\text{odd PMs \,(n-1)}) + \min (\text{odd BMs}(n)) & \}
\end{cases}$$

The functional diagram of the 1-step pre-computation scheme is shown in Fig. 7. Notice that, in Fig. 5, the PPAU have to wait for the new PMs from the ACSU to calculate the optimal PM, while in Fig. 7 the optimal PM is calculated directly from PMs in the previous cycles at the same time when the ACSU is calculating the new PMs. The details of the PPAU are shown in Fig. 8.
The critical path of the 1-step pre-computation scheme is
\( T_{1\text{-step\_pre\_stage}} = 2T_{\text{adder}} + 2T_{4\text{-in\_comp}} + 3T_{2\text{-in\_comp}} \),
which is much shorter than that in Eq. (4). Note that compared with Fig. 6, the hardware overhead of the 1-step pre-computation scheme is about 4 adders, which is negligible. Compared with the SEPC-T algorithm, however, the critical path of the 1-step pre-computation scheme is still long. In order to further shorten the critical path, we explore the 2-step pre-computation design next.

The states are further grouped into 4 clusters as described by Eq. (7). The BMs are categorized in the same way and are described by Eq. (8).

\[
\begin{align*}
\text{cluster0} & = \{ \text{PM}_n | 0 \leq m \leq 63, \text{mod} 4 = 0 \} \\
\text{cluster1} & = \{ \text{PM}_n | 0 \leq m \leq 63, \text{mod} 4 = 2 \} \\
\text{cluster2} & = \{ \text{PM}_n | 0 \leq m \leq 63, \text{mod} 4 = 1 \} \\
\text{cluster3} & = \{ \text{PM}_n | 0 \leq m \leq 63, \text{mod} 4 = 3 \}
\end{align*}
\]

\[
\begin{align*}
\text{BMG0} & = \{ \text{BM}_n | 0 \leq m \leq 15, \text{mod} 4 = 0 \} \\
\text{BMG1} & = \{ \text{BM}_n | 0 \leq m \leq 15, \text{mod} 4 = 2 \} \\
\text{BMG2} & = \{ \text{BM}_n | 0 \leq m \leq 15, \text{mod} 4 = 1 \} \\
\text{BMG3} & = \{ \text{BM}_n | 0 \leq m \leq 15, \text{mod} 4 = 3 \}
\end{align*}
\]
In Fig. 10, the left side of the dashed line remains the same. However, at the right side, the threshold value is added to both the min (even BMs) and min (odd BMs) before PM_{opt} is found out. Now, the critical path of the PPAU for the 2-step pre-computation scheme is the same as the iteration bound in Eq. (5). Compared with the conventional implementation for T-algorithm, the hardware overhead of the architecture in Fig. 10 includes 11 adders, a 4-input comparator and a 2-input comparator, which is about the same size of the ACS circuitry for one state.

More steps of pre-computation can be further achieved with larger hardware overhead; however, it is generally unnecessary in practice.

IV. SIMULATION AND IMPLEMENTATION RESULTS

The proposed pre-computation scheme has the same performance as the original T-algorithm shown in Fig.3 since for both case the accurate optimal PM is found each cycle.

In [6], it is suggested that the SPEC-T algorithm adjusts the estimated value every 7 cycles. However, our simulation shows that if the estimated value is adjusted every 3 or more cycles, there is a high probability (>3% at a BER \( \approx 10^{-3} \)) that the decoder will lose all the survival paths during the decoding process due to the purging scheme according to the threshold and the estimated PM_{opt}. When the adjustment frequency reduces to once every 2 cycles, the probability drops down to 0.1%, which is still not acceptable for practical systems. Therefore, the SPEC-T algorithm must adjust the estimated value each cycle, which is equivalent to the conventional T-algorithm.

For a more detailed comparison, we implemented, in FPGA, the ACSU using several different schemes: 1) conventional implementation of T-algorithm, 2) the proposed 1-step pre-computation scheme, and 3) 2-step pre-computation schemes. SPEC-T algorithm is not considered here since it degrades to conventional T-algorithm. The synthesis results are summarized in Table I.

Table I shows that by applying the 2-step pre-computation architecture, the clock speed is doubled comparing with the conventional implementation of T-algorithm. It is also observed that the pre-computation architecture requires so small hardware overhead that it is not evident in FPGA synthesis result.

V. CONCLUSION

In this paper, a pre-computation scheme with associated hardware architecture is proposed for Viterbi decoders employing T-algorithm. Compared with existing schemes that target at efficient implementation of T-algorithm, the proposed approach is more reliable in general. The analysis of the critical path reveals that the pre-computation scheme can achieve the iteration bound for Viterbi decoders employing T-algorithm with negligible hardware overhead. Simulation results show that the proposed scheme maintains the same BER performance as the conventional T-algorithm while other schemes could completely fail decoding. Synthesis results with FPGA have verified the significant speedup of the proposed design.

REFERENCES