

Pipeline Barriers: A case of Gate-ing and Wait-ing





mjb@cs.oregonstate.edu

This work is licensed under a <u>Creative Commons</u>
<u>Attribution-NonCommercial-NoDerivatives 4.0</u>
<u>International License</u>



From the Command Buffer Notes:

These are the Commands that can be entered into the Command Buffer, I

```
vkCmdBeginQuery( commandBuffer, flags );
vkCmdBeginRenderPass( commandBuffer, const contents );
vkCmdBindDescriptorSets( commandBuffer, pDynamicOffsets );
vkCmdBindIndexBuffer( commandBuffer, indexType );
vkCmdBindPipeline( commandBuffer, pipeline );
vkCmdBindVertexBuffers( commandBuffer, firstBinding, bindingCount, const pOffsets );
vkCmdBlitImage( commandBuffer, filter );
vkCmdClearAttachments( commandBuffer, attachmentCount, const pRects );
vkCmdClearColorImage( commandBuffer, pRanges );
vkCmdClearDepthStencilImage( commandBuffer, pRanges );
vkCmdCopyBuffer( commandBuffer, pRegions );
vkCmdCopyBufferToImage( commandBuffer, pRegions );
vkCmdCopyImage( commandBuffer, pRegions );
vkCmdCopyImageToBuffer( commandBuffer, pRegions );
vkCmdCopyQueryPoolResults( commandBuffer, flags );
vkCmdDebugMarkerBeginEXT( commandBuffer, pMarkerInfo );
vkCmdDebugMarkerEndEXT( commandBuffer );
vkCmdDebugMarkerInsertEXT( commandBuffer, pMarkerInfo );
vvkCmdDispatch( commandBuffer, groupCountX, groupCountY, groupCountZ);
vkCmdDispatchIndirect( commandBuffer, offset );
vkCmdDraw( commandBuffer, vertexCount, instanceCount, firstVertex, firstInstance );
vkCmdDrawIndexed( commandBuffer, indexCount, instanceCount, firstIndex, int32 t vertexOffset, firstInstance);
vkCmdDrawIndexedIndirect( commandBuffer, stride );
vkCmdDrawIndexedIndirectCountAMD( commandBuffer, stride );
vkCmdDrawIndirect( commandBuffer, stride );
vkCmdDrawIndirectCountAMD( commandBuffer, stride );
vkCmdEndQuery( commandBuffer, query );
vkCmdEndRenderPass( commandBuffer );
vkCmdExecuteCommands( commandBuffer, commandBufferCount, const pCommandBuffers );
```



We don't any one of these commands to have to wait on a previous command unless you say so. In general, we want all of these commands to be able to run "flat-out".

But, if we do that, surely there will be nasty race conditions!

From the Command Buffer Notes:

These are the Commands that can be entered into the Command Buffer, II

```
vkCmdFillBuffer( commandBuffer, dstBuffer, dstOffset, size, data );
vkCmdNextSubpass( commandBuffer, contents );
vkCmdPipelineBarrier( commandBuffer, srcStageMask, dstStageMask, dependencyFlags, memoryBarrierCount, VkMemoryBarrier* pMemoryBarriers,
       bufferMemoryBarrierCount, pBufferMemoryBarriers, imageMemoryBarrierCount, pImageMemoryBarriers);
vkCmdProcessCommandsNVX( commandBuffer, pProcessCommandsInfo );
vkCmdPushConstants( commandBuffer, layout, stageFlags, offset, size, pValues );
vkCmdPushDescriptorSetKHR( commandBuffer, pipelineBindPoint, layout, set, descriptorWriteCount, pDescriptorWrites);
vkCmdPushDescriptorSetWithTemplateKHR( commandBuffer, descriptorUpdateTemplate, layout, set, pData );
vkCmdReserveSpaceForCommandsNVX( commandBuffer, pReserveSpaceInfo );
vkCmdResetEvent( commandBuffer, event, stageMask );
vkCmdResetQueryPool( commandBuffer, queryPool, firstQuery, queryCount );
vkCmdResolveImage( commandBuffer, srcImage, srcImageLayout, dstImage, dstImageLayout, regionCount, pRegions ):
vkCmdSetBlendConstants( commandBuffer, blendConstants[4] );
vkCmdSetDepthBias( commandBuffer, depthBiasConstantFactor, depthBiasClamp, depthBiasSlopeFactor );
vkCmdSetDepthBounds( commandBuffer, minDepthBounds, maxDepthBounds );
vkCmdSetDeviceMaskKHX( commandBuffer, deviceMask );
vkCmdSetDiscardRectangleEXT( commandBuffer, firstDiscardRectangle, discardRectangleCount, pDiscardRectangles);
vkCmdSetEvent( commandBuffer, event, stageMask );
vkCmdSetLineWidth( commandBuffer, lineWidth );
vkCmdSetScissor( commandBuffer, firstScissor, scissorCount, pScissors );
vkCmdSetStencilCompareMask( commandBuffer, faceMask, compareMask );
vkCmdSetStencilReference( commandBuffer, faceMask, reference );
vkCmdSetStencilWriteMask( commandBuffer, faceMask, writeMask );
vkCmdSetViewport( commandBuffer, firstViewport, viewportCount, pViewports );
vkCmdSetViewportWScalingNV( commandBuffer, firstViewport, viewportCount, pViewportWScalings);
vkCmdUpdateBuffer( commandBuffer, dstBuffer, dstOffset, dataSize, pData );
vkCmdWaitEvents( commandBuffer, eventCount, pEvents, srcStageMask, dstStageMask, memoryBarrierCount, pMemoryBarriers,
               bufferMemoryBarrierCount, pBufferMemoryBarriers, imageMemoryBarrierCount, pImageMemoryBarriers);
vkCmdWriteTimestamp( commandBuffer, pipelineStage, queryPool, query );
```



We don't any one of these commands to have to wait on a previous command unless you say so. In general, we want all of these commands to be able to run "flat-out".

But, if we do that, surely there will be nasty race conditions!

- 1. Write-then-Read (WtR) the memory write in one operation starts overwriting the memory that another operation's read needs to use
- 2. Read-then-Write (RtW) the memory read in one operation hasn't yet finished before another operation starts overwriting that memory
- 3. Write-then-Write (WtW) two operations start overwriting the same memory and the end result is non-deterministic

Note: there is no problem with Read-then-Read (RtR) as no data has been changed




vkCmdPipelineBarrier() Function Call

A **Pipeline Barrier** is a way to establish a memory dependency between commands that were submitted before the barrier and commands that are submitted after the barrier

vkCmdPipelineBarrier(commandBuffer, srcStageMask, Guarantee that this pipeline stage has completely generated one set of data before ... dstStageMask ... allowing this pipeline stage to consume it VK DEPENDENCY BY REGION BIT, memoryBarrierCount, pMemoryBarriers bufferMemoryBarrierCount, pBufferMemoryBarriers imageMemoryBarrierCount, plmageMemoryBarriers Defines what data we will be blocking/un-blocking on


Oregon State
University
Computer Graphics

The Scenario





The Scenario Rules



- 1. The cross-streets are named after pipeline stages
- 2. All traffic lights start out green ("we want all of these commands to be able to run flatout")
- There are special sensors at all intersections that will know when the first car in the src group enters that intersection
- 4. There are connections from those sensors to the traffic lights so that when the *first car in the src group* enters its intersection, the *dst* traffic light will be turned red
- 5. When the *last car in the src group* completely makes it through its intersection, the *dst* traffic light can be turned back to green
- 6. The Vulkan command pipeline ordering is this: (1) the **src** cars get released, (2) the pipeline barrier is invoked (which turns some lights red), (3) the **dst** cars get released (which end up being stopped by a red light somewhere), (4) the **src** cars clear their intersection, (5) the **dst** cars get released








Pipeline Stage Masks -

Where in the Pipeline is this Memory Data being Generated or Consumed?

```
VK PIPELINE STAGE TOP OF PIPE BIT
VK PIPELINE STAGE DRAW_INDIRECT_BIT
VK PIPELINE STAGE VERTEX INPUT BIT
VK PIPELINE STAGE VERTEX SHADER BIT
VK_PIPELINE_STAGE_TESSELLATION_CONTROL SHADER BIT
VK PIPELINE STAGE TESSELLATION EVALUATION SHADER BIT
VK PIPELINE STAGE GEOMETRY SHADER BIT
VK PIPELINE STAGE FRAGMENT SHADER BIT
VK PIPELINE_STAGE_EARLY_FRAGMENT_TESTS_BIT
VK PIPELINE STAGE LATE FRAGMENT TESTS BIT
VK PIPELINE STAGE COLOR ATTACHMENT OUTPUT BIT
VK PIPELINE STAGE COMPUTE SHADER BIT
VK PIPELINE STAGE TRANSFER BIT
VK PIPELINE STAGE BOTTOM OF PIPE BIT
VK PIPELINE STAGE HOST BIT
VK_PIPELINE_STAGE_ALL_GRAPHICS_BIT
VK_PIPELINE_STAGE_ALL_COMMANDS_BIT
```

Computer Grapmes



Access Masks -

What are you Interested in Generating or Consuming this Memory for?

VK_ACCESS_INDIRECT_COMMAND_READ_BIT

VK_ACCESS_INDEX_READ_BIT

VK_ACCESS_VERTEX_ATTRIBUTE_READ_BIT

VK_ACCESS_UNIFORM_READ_BIT

VK_ACCESS_INPUT_ATTACHMENT_READ_BIT

VK ACCESS SHADER READ BIT

VK_ACCESS_SHADER_WRITE_BIT

VK ACCESS COLOR ATTACHMENT READ BIT

VK_ACCESS_COLOR_ATTACHMENT_WRITE_BIT

VK_ACCESS_DEPTH_STENCIL_ATTACHMENT_READ_BIT

VK_ACCESS_DEPTH_STENCIL_ATTACHMENT_WRITE_BIT

VK_ACCESS_TRANSFER_READ_BIT

VK_ACCESS_TRANSFER_WRITE_BIT

VK_ACCESS_HOST_READ_BIT

Oregon Univer

Computer

VK_ACCESS_HOST_WRITE_BIT

VK ACCESS MEMORY READ BIT

VK_ACCESS_MEMORY_WRITE_BIT

Pipeline Stages and what Access Operations can Happen There

		VK_ACCESS_INDIRECT_COMMAND_READ_BIT	VK_ACCESS_INDEX_READ_BIT	VK_ACCESS_VERTEX_ATTRIBUTE_READ_BIT	VK_ACCESS_UNIFORM_READ_BIT	VK_ACCESS_INPUT_ATTACHMENT_READ_BIT	VK_ACCESS_SHADER_READ_BIT	VK_ACCESS_SHADER_WRITE_BIT	VK_ACCESS_COLOR_ATTACHMENT_READ_BIT	VK_ACCESS_COLOR_ATTACHMENT_WRITE_BIT	VK_ACCESS_DEPTH_STENCIL_ATTACHMENT_READ_BIT	VK_ACCESS_DEPTH_STENCIL_ATTACHMENT_WRITE_BIT	VK_ACCESS_TRANSFER_READ_BIT	VK_ACCESS_TRANSFER_WRITE_BIT	VK_ACCESS_HOST_READ_BIT	VK_ACCESS_HOST_WRITE_BIT	VK_ACCESS_MEMORY_READ_BIT	VK_ACCESS_MEMORY_WRITE_BIT
1	VK_PIPELINE_STAGE_TOP_OF_PIPE_BIT																	
	VK_PIPELINE_STAGE_DRAW_INDIRECT_BIT	•																
	VK_PIPELINE_STAGE_VERTEX_INPUT_BIT		•	•														
4	VK_PIPELINE_STAGE_VERTEX_SHADER_BIT				•		•	•										
5	VK_PIPELINE_STAGE_TESSELLATION_CONTROL_SHADER_BIT				•		•	•										
	VK_PIPELINE_STAGE_TESSELLATION_EVALUATION_SHADER_BIT				•		•	•										
7	VK_PIPELINE_STAGE_GEOMETRY_SHADER_BIT				•		•	•										
	VK_PIPELINE_STAGE_EARLY_FRAGMENT_TESTS_BIT										•	•						
	VK_PIPELINE_STAGE_FRAGMENT_SHADER_BIT				•	•	•	•										
	VK_PIPELINE_STAGE_LATE_FRAGMENT_TESTS_BIT										•	•						
	VK_PIPELINE_STAGE_COLOR_ATTACHMENT_OUTPUT_BIT								•	•								
12	VK_PIPELINE_STAGE_BOTTOM_OF_PIPE_BIT																	
	VK_PIPELINE_STAGE_COMPUTE_SHADER				•		•	•										
	VK_PIPELINE_STAGE_TRANSFER_BIT												•	•				
	VK_PIPELINE_STAGE_HOST_BIT														•	•		

University
Computer Graphics

Access Operations and what Pipeline Stages they can be used In

		1	2	3	4	5	6	7	8	9	10	11	12			
		VK_PIPELINE_STAGE_TOP_OF_PIPE_BIT	VK_PIPELINE_STAGE_DRAW_INDIRECT_BIT	VK_PIPELINE_STAGE_VERTEX_INPUT_BIT	VK_PIPELINE_STAGE_VERTEX_SHADER_BIT	VK_PIPELINE_STAGE_TESSELLATION_CONTROL_SHADER_BIT	VK_PIPELINE_STAGE_TESSELLATION_EVALUATION_SHADER_BIT	VK_PIPELINE_STAGE_GEOMETRY_SHADER_BIT	VK_PIPELINE_STAGE_EARLY_FRAGMENT_TESTS_BIT	VK_PIPELINE_STAGE_FRAGMENT_SHADER_BIT	VK_PIPELINE_STAGE_LATE_FRAGMENT_TESTS_BIT	VK_PIPELINE_STAGE_COLOR_ATTACHMENT_OUTPUT_BIT	VK_PIPELINE_STAGE_BOTTOM_OF_PIPE_BIT	VK_PIPELINE_STAGE_COMPUTE_SHADER	VK_PIPELINE_STAGE_TRANSFER_BIT	VK_PIPELINE_STAGE_HOST_BIT
	VK_ACCESS_INDIRECT_COMMAND_READ_BIT	>	> •	>	>	>	>	>	>	>	>	>	>	>	>	>
	VK_ACCESS_INDEX_READ_BIT			•												
	VK_ACCESS_VERTEX_ATTRIBUTE_READ_BIT			•												
	VK_ACCESS_UNIFORM_READ_BIT				•	•	•	•		•				•		
	VK_ACCESS_INPUT_ATTACHMENT_READ_BIT									•						
	VK_ACCESS_SHADER_READ_BIT				•	•	•	•		•				•		
	VK_ACCESS_SHADER_WRITE_BIT				•	•	•	•		•				•		
	VK_ACCESS_COLOR_ATTACHMENT_READ_BIT											•				
	VK_ACCESS_COLOR_ATTACHMENT_WRITE_BIT											•				
	VK_ACCESS_DEPTH_STENCIL_ATTACHMENT_READ_BIT								•		•					
₹\$°	VK_ACCESS_DEPTH_STENCIL_ATTACHMENT_WRITE_BIT								•		•					
	VK_ACCESS_TRANSFER_READ_BIT														•	
	VK_ACCESS_TRANSFER_WRITE_BIT														•	
	VK_ACCESS_HOST_READ_BIT															•
Oregon S	VK_ACCESS_HOST_WRITE_BIT															•
Oregon S Universi	VK_ACCESS_MEMORY_READ_BIT															
Computer (VK_ACCESS_MEMORY_WRITE_BIT															


Example: Be sure we are done writing an output image before using it for something else

Stages

```
VK PIPELINE STAGE TOP OF PIPE BIT
VK PIPELINE STAGE DRAW INDIRECT BIT
VK PIPELINE STAGE VERTEX INPUT BIT
VK PIPELINE STAGE VERTEX SHADER BIT
VK PIPELINE STAGE TESSELLATION CONTROL SHADER BIT
VK PIPELINE STAGE TESSELLATION EVALUATION SHADER BIT
VK PIPELINE STAGE GEOMETRY SHADER BIT
VK PIPELINE STAGE FRAGMENT SHADER BIT •
                                                  src
VK PIPELINE STAGE EARLY FRAGMENT TESTS BIT
VK PIPELINE STAGE LATE FRAGMENT TESTS BIT
VK PIPELINE STAGE COLOR ATTACHMENT OUTPUT BIT
VK PIPELINE STAGE COMPUTE SHADER BIT
VK PIPELINE STAGE TRANSFER BIT
VK PIPELINE STAGE BOTTOM OF PIPE BIT
                                                 dst
VK PIPELINE STAGE HOST BIT
VK PIPELINE STAGE ALL GRAPHICS BIT
VK PIPELINE STAGE ALL COMMANDS BIT
```




The Scenario




Oregon State
University
Computer Graphics

Example: Don't read a buffer back to the host until a shader is done writing it



The Scenario



Oregon State
University
Computer Graphics

VklmageLayout – How an Image gets Laid Out in Memory depends on how it will be Used

```
VkImageMemoryBarrier vimb'
vimb.sType = VK_STRUCTURE_TYPE_IMAGE_MEMORY_BARRIER;
vimb.pNext = nullptr;
vimb.srcAccessMask = ??;
vimb.dstAccessMask = ??;
vimb.oldLayout = ??;
vimb.newLayout = ??;
vimb.srcQueueFamilyIndex = VK_QUEUE_FAMILY_IGNORED;
vimb.dstQueueFamilyIndex = VK_QUEUE_FAMILY_IGNORED;
vimb.image = ??;
vimb.subresourceRange = visr;
```

```
VK IMAGE LAYOUT UNDEFINED
VK IMAGE LAYOUT GENERAL
VK IMAGE LAYOUT COLOR ATTACHMENT OPTIMAL ←
                                                Used as a color attachment
VK_IMAGE_LAYOUT_DEPTH_STENCIL_ATTACHMENT_OPTIMAL
VK_IMAGE_LAYOUT_DEPTH_STENCIL_READ_ONLY_OPTIMAL
VK IMAGE LAYOUT SHADER READ ONLY OPTIMAL ←
                                                Read into a shader as a texture
VK IMAGE LAYOUT TRANSFER SRC OPTIMAL.
                                                Copy from
VK IMAGE LAYOUT TRANSFER DST OPTIMAL
VK IMAGE LAYOUT PREINITIALIZED
                                                Copy to
VK IMAGE LAYOUT PRESENT SRC KHR
                                                Show image to viewer
VK IMAGE LAYOUT SHARED PRESENT KHR
```

Here, the use of vkCmdPipelineBarrier() is to simply change the layout of an image

Computer Graphics