Un-Ku Moon

Oregon State University
4093 Kelley Engineering Center
Corvallis, OR 97331-5501

moon@eecs.oregonstate.edu
541-737-2051
x1300 (fax)

Education

University of Illinois — *Urbana-Champaign, IL*
Doctor of Philosophy in Electrical Engineering, — *May 1994*
Thesis: Linearity improvement technique for CMOS continuous-time filters

Cornell University — *Ithaca, NY*
Master of Engineering in Electrical Engineering, — *May 1989*
Project: Noise in bipolar-transistor variable-gain circuits

University of Washington — *Seattle, WA*
Bachelor of Science in Electrical Engineering, — *December 1987*

Experience

Oregon State University — *Corvallis, OR*
January 1998 -- present

Bell Labs, Lucent Technologies — *Allentown, PA*
February 1994 -- January 1998

AT&T Bell Laboratories — *Reading, PA*
February 1988 -- August 1989

Selected Publications

G. Ahn, D. Chang, M. Brown, N. Ozaki, H. Youra, K. Yamamura, K. Hamashita, K. Takasuka, G. Temes, and U. Moon, "A 0.6V 82dB delta-sigma audio ADC using switched-RC integrators," *IEEE J. Solid-State Circuits*, pp. 2398-2407, Dec. 2005.

G. Vemulapalli, P. Hanumolu, Y. Kook, and U. Moon, "A 0.8V, accurately tuned, linear continuous-time filter," *IEEE J. Solid-State Circuits*, pp. 1972-1977, Sep. 2005.

A. Rao, W. McIntyre, U. Moon, and G. Temes, "Noise shaping techniques applied to switched capacitor voltage regulators," *IEEE J. Solid-State Circuits*, pp. 422-429, Feb. 2005.

J. Li and U. Moon, " A 1.8V 67mW 10b 100MS/s pipelined ADC using time-shifted CDS technique," *IEEE J. Solid-State Circuits*, pp. 1468-1476, Sep. 2004.

P. Hanumolu, B. Casper, R. Mooney, G. Wei, and U. Moon, "Analysis of PLL clock jitter in high-speed serial links," *IEEE Trans. Circuits Syst. II*, pp. 879-886, Nov. 2003.

J. Li and U. Moon, "Background calibration techniques for multi-stage pipelined ADCs with digital redundancy," *IEEE Trans. Circuits Syst. II*, pp. 531-538, Sep. 2003.

D. Chang and U. Moon, "A 1.4-V 10-bit 25MSPS pipelined ADC using opamp-reset switching technique," *IEEE J. Solid-State Circuits*, pp. 1401-1404, Aug. 2003.

M. Keskin, U. Moon, and G. Temes, "A 1-V 10-MHz clock-rate 13-bit CMOS $\Delta\Sigma$ modulator," *IEEE J. Solid-State Circuits*, pp. 817-824, Jul. 2002.

U. Moon, K. Mayaram, and J. Stonick, "Spectral analysis of time-domain phase jitter measurements," *IEEE Trans. Circuits Syst. II*, pp. 321-327, May 2002.

W. Wilson, U. Moon, K. Lashmikumar, and L. Dai, "A CMOS self-calibrating frequency synthesizer," *IEEE J. Solid-State Circuits*, pp. 1437-1444, Oct. 2000.

U. Moon and B. Song, "Background digital calibration techniques for pipelined ADCs," *IEEE Trans. Circuits Syst. II*, pp. 102-109, Feb. 1997.

U. Moon and B. Song, "Design of a low-distortion 22-kHz 5th-order Bessel filter," *IEEE J. Solid-State Circuits*, pp. 1254-1264, Dec. 1993.

Personal

I am a naturalized U.S. citizen, born in Korea. I enjoy team sports, and actively participate in singing groups and Christian organizations. I place a high regard on the pursuit of a good moral standard, as my focus and goal in life originates from and revolves around the Christian faith.