# Design and Optimization of Area-Constrained Wirelessly Powered CMOS UWB SoC for Localization Applications

Jian Kang, Student Member, IEEE, Sujaya Rao, Patrick Chiang, Senior Member, IEEE, and Arun Natarajan, Member, IEEE

Abstract—This paper discusses the design of a batteryless wirelessly powered ultra-wideband (UWB) system-on-a-chip (SoC) tag for area-and-volume-constrained localization applications such as insect tracking. Key challenges for wirelessly powered operation at 10-m range include the design of high-sensitivity rectifiers and low-voltage high-efficiency UWB transmitters (TX). An antenna-rectifier co-design methodology is presented for sensitivity optimization under area constraints. A 300-nA power management unit (PMU) and low-voltage (0.8-V) UWB TX increases tag operating range by ensuring high rectifier sensitivity under loaded conditions and reducing required rectifier output voltage. The rectifier, PMU, and UWB TX are integrated in 65-nm CMOS, and the rectifier demonstrates state-of-the-art -30.7-dBm sensitivity for 1-V output voltage with only 1.3 cm<sup>2</sup> antenna area, representing a  $2.3 \times$  improvement in sensitivity over previously published work, at 2.6  $\times$  higher frequency with 9  $\times$  smaller antenna area, translating into a 50% longer range at the same frequency. The 0.8-V UWB TX consumes 64 pJ/pulse at 28-MHz pulse repetition rate and achieves 2.4 GHz - 10-dB bandwidth. Wireless measurements demonstrate sub-10-cm range resolution at ranges exceeding 10 m. Tag measurements in typical office environments demonstrate 20-m-range RF-energy harvesting with 36-dBm effective-isotropic radiated power in the 2.4-GHz ISM band.

*Index Terms*—Antenna, IR-UWB, localization, power management, RF energy harvesting, sensitivity, transmitter.

## I. INTRODUCTION

W IRELESSLY POWERED sensor networks are of interest for Internet-of-Things (IoT) applications due to their ability to operate without battery lifetime/replacement costs and constraints [1]–[6]. Moreover, high-levels of system-on-a-chip (SoC) integration imply that sensor tag weight, area, and volume are often limited by batteries and antennas [7]–[14]. Tracking the spatial position of miniature objects in three dimensions is important for many asset-tracking

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TMTT.2016.2536663



Fig. 1. Relative TDOA-based localization using wirelessly powered UWB TX SoC.

applications [15]–[19]. Spatial positioning tags are also useful in biological applications [20]–[23]—for instance, the foraging and pollination patterns of bumblebees are of great interest in the context of the key role that bees play in crop pollination and the unexplained fluctuations in bee-colony populations. Technical specifications for such insect-tracking tags are stringent, as these localization-capable sensors must achieve < 10-cm resolution with extremely small form-factor and weight that minimize impact on insect flight. Similar to other volume-sensitive IoT applications, the targeted  $\sim$  100-mg weight, < 1-cm dimensions, and 10-m range cannot be satisfied with batteries or piezoelectric/solar-harvesting. However, RF energy-harvesting from a beacon signal transmitted by a base-station can provide a robust, low-form factor/weight mechanism for powering the tag.

Time-difference-of-arrival (TDOA) schemes provide reliable localization performance and are less sensitive to multipath. However, TDOA localization requires triangulation based on signals received at multiple base-stations (Fig. 1) as well as wide bandwidths to achieve high resolution [24], [25]. Therefore, ultra-wideband (UWB) systems with multi-GHz bandwidths are attractive for such applications. Increasing the tag range in such schemes enables the reduction in number of base-station nodes. The maximum range of wirelessly powered UWB sensor tags is limited by either the tag rectifier sensitivity, i.e., input power required to achieve targeted output voltage, or by the signal-to-noise ratio (SNR) achieved by the sensor

0018-9480 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications standards/publications/rights/index.html for more information.

Manuscript received August 10, 2015; revised December 12, 2015; accepted February 20, 2016. Date of publication March 17, 2016; date of current version April 01, 2016. This work was supported by the USDA NIFA . This paper is an expanded version from the IEEE RFIC Symposium, Phoenix, AZ, USA, May 17–19, 2015.

J. Kang, P. Chiang, and A. Natarajan are with the School of Electrical Engineering and Computer Science, Oregon State University, Corvallis, OR 97330 USA (e-mail: kangjia@eecs.oregonstate.edu; pchiang@eecs.oregonstate.edu; nataraja@eecs.oregonstate.edu).

S. Rao is with the Department of Crop and Soil Science, Oregon State University, Corvallis, OR 97330 USA (e-mail: sujaya@oregonstate.edu).



Fig. 2. Wirelessly powered sensor operating range is limited by rectifier sensitivity rather than by the SNR required for the wireless data link between the sensor and base-station.

transmitter (TX) localization signal at the base-station receiver (RX). As shown in Fig. 2 [26], even if state-of-the-art rectifier sensitivity of -30 dBm and beacon TX effective isotropic radiated power (EIRP) of 1 W are assumed, the sensor tag range is limited by rectifier sensitivity rather than by sensor SNR at the base-station for typical applications. While range can be improved with higher sensor tag antenna gain, this reduces the tag field-of-view and causes an undesirable increase in tag size. Therefore, rectifier sensitivity optimization is critical for increasing sensor operating range.

A wirelessly powered UWB SoC with rectifier-antenna codesign for sensitivity optimization was presented in [27], and system-level tradeoffs/approaches in the context of insect-localization application were described in [26]. In this paper, we present further details of the optimization approach underlying the codesign of the antenna and rectifier for area-constrained localization applications. A charge-conservation-based one-stage model that enables faster estimation of rectifier output voltage and charging times is also described in Section II. The one-stage model is used in the systematic codesign approach, detailed in Section II, that leads to state-of-the-art rectifier performance given area constraints. From a system perspective, rectifier sensitivity can also be improved by reducing rectifier load current and targeted output voltage. Section III details the design of the power-management unit (PMU) in [27] and presents the 8-GHz UWB pulse generation and PA design approach that operates with 0.8-V supply and directly matches UWB TX output to a compact loop antenna. Section IV describes the measured performance of the wirelessly powered UWB SoC including rectifier and UWB antennas, demonstrating state-of-the-art performance at range exceeding 10 m. Conclusions and areas of future research are discussed in Section V.

# II. ANTENNA–RECTIFIER CODESIGN FOR AREA-CONSTRAINED APPLICATIONS

# A. Weight/Area Budget and Design Challenges

Our objective is a positioning sensor that is so small and lightweight that it permits insect flight with the sensor attached. This application limits sensor weight and size, precluding the



Fig. 3. Circuit and antenna model used to codesign antenna and rectifier for area-constrained sensitivity optimization.

use of commercial batteries. On the other hand, RF energy harvesting from a beacon signal is lightweight since it only requires an antenna and is reliable if RF energy is present. Total sensor tag weight is targeted to be < 100 mg—individual component weights are detailed in Section IV.

For the RF-energy harvesting system, rectifier sensitivity in order to achieve a targeted operating range for rectifier output voltage sets for a given TX EIRP (Fig. 2). In the ISM band, the EIRP is limited to 4 W when antenna gain is less than 6 dBi [28]. Since the input power at the antenna is a function of path loss, the range increases for lower frequencies that have lower path loss (Fig. 2). However, lower frequencies result in antenna area larger than the targeted 1 cm<sup>2</sup>. Based on iteration through the design procedure outlined in following sections for ISM frequencies at 900 MHz, 2.4 GHz, and 5.8 GHz, we target 2.4-GHz operation to balance antenna size and path loss.

## B. Rectifier State of the Art

The RF energy available to the rectifier  $P_{AV,RX}$  can be obtained from [29]

$$P_{\rm AV,RX} = \rm EIRP_{TX} \left(\frac{\lambda}{4\pi d}\right)^2 G_{\rm RX} \tag{1}$$

where  $G_{\rm RX}$  is RX antenna gain,  $\lambda$  is the wavelength, and d is TX–RX separation. High path loss at GHz frequencies requires the rectifier to operate from  $\mu$ W signal levels—for example, 1-W TX EIRP at 2.4 GHz with 10-m TX-RX separation leads to 1- $\mu$ W  $P_{\rm AV,RX}$  for isotropic RX antenna. In the following, the energy-harvesting rectifier sensitivity is defined in terms of the power available to an isotropic RX antenna,  $P_{\rm AV,RX,ISO}$ [assuming  $G_{\rm RX} = 1$  in (1)] [30].

As shown in Fig. 3, the steady-state output voltage in an N-stage rectifier,  $V_{\text{OUT,N,SS}}$ ,

$$V_{\rm OUT,N,SS} = N(V_{\rm SW} - V_D) \tag{2}$$

depends upon the input voltage swing  $V_{\rm SW}$ , the rectifier drop voltage  $V_D$ , which is also a function of  $V_{\rm SW}$ , the transistor threshold voltage  $V_{\rm TH}$  and the load resistance  $R_{\rm LOAD}$ . The objective of rectifier design is to minimize the  $P_{\rm AV,RX,ISO}$  required to achieve a targeted  $V_{\rm OUT,N,SS}$ .

A lower  $V_{\text{TH}}$  results in a lower  $V_D$  and reduces required  $V_{SW}$ . Therefore, several research efforts have focused on reducing effective  $V_{\text{TH}}$  to improve sensitivity. Rectifiers with zero- $V_{\text{TH}}$  transistors have demonstrated -26.4-dBm sensitivity for 1-V output at 915 MHz [31]. Notably, improvements provided by zero- $V_{\rm TH}$  threshold are at the cost of increased number of fabrication masks and are limited by higher leakage in the transistors. Floating-gate devices have been proposed that reduce rectifier threshold voltage using passive means [32]. However, this strategy requires a pre-biasing scheme to inject charge on the floating gate to reduce the threshold. Internal threshold compensation can also reduce effective  $V_{\rm TH}$  [33]. However, this increases input rectifier capacitance which degrades sensitivity, as discussed in Section II-F. Rectifier design in subthreshold has been analyzed in [34], leading to -32-dBm sensitivity with 50 stages. However, the resulting capacitance limits the use of electrically small antennas at high frequencies.

Codesign of antenna and rectifier has been proposed for maximizing  $V_{OUT,N,SS}$  by increasing  $V_{SW}$  for a given  $P_{AV,RX,ISO}$ in [30]. Such design techniques can potentially balance tradeoffs between antenna, matching network, rectifier architecture, and sizing to optimize  $V_{OUT,N,SS}$ . The device dimensions in [30] are chosen mainly based on charging time optimization which is a weak function of transistor sizing for large widths. Additionally, the antenna used in [30] occupies 12 cm<sup>2</sup> making it unsuitable for small tags. Here, we extend the approach in [30] by proposing a systematic methodology to determine rectifier device sizing, number of stages as well as area-constrained antenna design methodology that leads to state-of-the-art rectifier sensitivity and therefore a significant increase in energy-harvesting range.

#### C. Model for Rectifier–Antenna Codesign

The input-swing  $V_{\rm SW}$  at the antenna can be computed based on the model in Fig. 3, where the antenna is modeled as a voltage source in series with the radiation resistance,  $R_{\rm RAD}$  and loss  $R_{\rm LOSS}$  of the antenna. The rectifier's input impedance is capacitive and can be modeled as a resistor  $R_{\rm RECT}$  in series with a capacitor  $C_{\rm RECT}$ .

A high passive-boost translates a small input swing  $V_A$  to a high voltage swing at the rectifier input  $V_{SW}$ . Matching the antenna directly to the rectifier input is desirable to avoid losses due to any additional passive components that realize the network. Since the rectifier is capacitive, an inductive antenna impedance is assumed in Fig. 3 [30]. Therefore, the effective quality factor (Q) of the network  $Q_{EFF}$  is given by

$$\frac{1}{Q_{\rm EFF}} = \frac{1}{Q_{\rm ANT}} + \frac{1}{Q_{\rm RECT}}$$
(3)

and, for high  $Q_{\rm EFF}$ , assuming antenna and rectifier resonance, we have

$$V_{\rm SW} = Q_{\rm EFF} \cdot \sqrt{8P_{\rm AV,RX,ISO}R_{\rm ANT}\eta_{\rm ANT}} \tag{4}$$

where  $R_{ANT} = R_{RAD} + R_{LOSS}$  and  $\eta_{ANT} = R_{RAD}/R_{ANT}$ .

The antenna and rectifier parameters are related to targeted output voltage through (2) and (4), which serves as the basis for minimizing  $P_{\text{AV,RX,ISO}}$  in the following sections.

## D. Multistage Rectifier Design

Design parameters for a multistage rectifier in Fig. 4 include the number of stages N, as well as rectifier device geometry



Fig. 4. Charge transfer in the steady state in an N-stage rectifier.



Fig. 5. One-stage equivalent model to estimate N-stage steady-state output,  $V_{\text{OUT}, \text{N}, \text{SS}}$ , and settling time for a given input swing,  $V_{\text{SW}}$ .

(W/L). Given the settling time associate with storage capacitor  $C_{\text{STORE}}$  and the current  $I_{\text{LOAD}}$  (Fig. 3), rectifier design often involves long transient simulations with time steps dictated by the input RF frequency. Multiple rectifier stages further increase design complexity and simulation time. Therefore, a scalable model that predicts N-stage rectifier behavior based on one-stage rectifier simulations can considerably simplify rectifier design while providing key insights.

In the steady state, the capacitor dissipates a charge  $Q_{\rm LOAD}$ due to the load current  $I_{\rm LOAD}$  in each RF cycle, and hence the rectifier stages must replenish  $Q_{\rm LOAD}$  on the storage capacitor. Fig. 4 outlines the charge transfer between multiple rectifier stages in each cycle. Ignoring leakage to the substrate, charge conservation requires that

$$Q_{\rm FWD,k} - Q_{\rm RVS,k} = Q_{\rm FWD,k+1} - Q_{\rm RVS,k+1}, \qquad (5)$$

for 
$$1 \le k \le N-1$$

$$Q_{\rm FWD,N} - Q_{\rm RVS,N} = Q_{\rm LOAD} \tag{6}$$

Therefore, 
$$Q_{\rm FWD,N} = Q_{\rm LOAD} + Q_{\rm RVS,1}$$
. (7)

Hence, each rectifier-stage current is the same, with the current compensating the charge loss due to  $I_{\rm LOAD}$  and N-stage rectifier leakage currents. This leads to the equivalent one-stage rectifier model in Fig. 5, which has the same load current as the N-stage rectifier and can accurately estimate performance with faster simulations, as discussed below.

From (2), predicting  $V_{OUT,N,SS}$  requires  $V_D$ . While the subthreshold model used in [34] can be used to calculate  $V_D$  from closed-form equations, [34] assumes no  $I_{LOAD}$ . The finite load current due to the PMU implies that even in subthreshold, the



Fig. 6. Comparison between simulated  $V_{\text{OUT},N,\text{SS}}$  and estimated N  $\cdot V_{\text{OUT},1,\text{SS}}$  from one-stage model shows accuracy of approach.

rectifier voltage drop  $V_D$  is affected by  $V_{\text{TH}}$  and W. Therefore, simulations are required to accurately estimate  $V_D$ . The one-stage model in Fig. 5 can be used to accurately determine  $V_D$  for a given  $V_{\text{SW}}$  from simulated  $V_{\text{OUT},1,\text{SS}}$  as follows:

$$V_D = V_{\rm SW} - V_{\rm OUT,1,SS} \tag{8}$$

and N-stage output can be simply calculated from (2) and (8) for the model in Fig. 3. Hence, the one-stage model enables the  $V_D$ for the N-stage rectifier to be determined from faster one-stage rectifier simulations.

Fig. 6 validates the assumption of negligible substrate leakage in (7), where the impact of leakage due to higher voltages in N-stage rectifiers is ignored. The simulated N-stage rectifier  $V_{\text{OUT,N,SS}}$  shown in dashed line matches estimation using onestage simulations for different N and  $V_{SW}$ .

The required  $P_{AV,RX,ISO}$  for a targeted N-stage output voltage  $V_{OUT,N,SS}$  can be determined from (2), (4), and (8) as follows:

$$P_{\rm AV,RX,ISO} = \frac{1}{8R_{\rm RAD}Q_{\rm EFF}^2} \left(\frac{V_{\rm OUT,N,SS}}{N} + V_D\right)^2 \quad (9)$$

and the rectifier operating range  $d_{\text{RECT}}$  can be computed from (1) and (9) as follows:

$$d_{\text{RECT}} = \frac{\lambda}{4\pi} \sqrt{\frac{\text{EIRP}_{\text{TX}}}{P_{\text{AV,RX,ISO}}}}.$$
 (10)

As will be described in the following, the one-stage model can also be used to estimate charging times and simplifies systematic rectifer–antenna codesign and optimization.

## E. Rectifier Charging-Time Estimation Model

Charging time  $T_{\text{CH,N,SS}}$ , of the *N*-stage rectifier is also an important parameter in some applications. It is defined as the 10%–90% time that the storage capacitor needs to reach steady state voltage  $V_{\text{RECT,SS}}$  and is dependent on rectifier and the load. From charge-transfer perspective, the charge transferred to the load in the one-stage case in each cycle is the same as in

![](_page_3_Figure_14.jpeg)

Fig. 7. Loop antenna parameters at 2.4 GHz used in the model in Fig. 3.

the N-stage case (Fig. 5). Since the N-stage case has N times higher voltage on  $C_{\rm STORE}$ , it takes N times longer to achieve the steady state in the N-stage case. A similar argument can also be constructed based on the N-times smaller effective load resistance for the one-stage model, implying N times larger charging time constant. Hence, the N-stage charging time  $T_{\rm CH,N,SS}$  can be estimated from one-stage charging time  $T_{\rm CH,1,SS}$  as

$$T_{\rm CH,N,SS} = NT_{\rm CH,1,SS}.$$
 (11)

## F. Rectifier-Antenna Codesign Approach

As discussed in Section II-C, directly resonating the antenna and the rectifier avoids losses associated with additional matching components. For resonance, we have

$$\omega L_{\rm ANT} = \frac{1}{\omega C_{\rm RECT}}.$$
 (12)

The model for the loop antenna wire radius *b* and loop radius *a* corresponding to Fig. 3 is given by [35]

$$L_{ANT} = \mu a \left( \ln \left( \frac{8a}{b} \right) - 2 \right) \tag{13}$$

$$R_{\rm RAD} = 31171 \left(\frac{\pi a^2}{\lambda^2}\right)^2$$
$$R_{\rm LOSS} = \frac{a}{b} \sqrt{\frac{2\pi f \mu}{\sigma}}.$$
(14)

The quality factor of the antenna is therefore

$$Q_{\rm ANT} = \frac{\omega L_{\rm ANT}}{R_{\rm RAD} + R_{\rm LOSS}}.$$
 (15)

Fig. 7 plots  $R_{\text{RAD}}$ ,  $R_{\text{LOSS}}$ ,  $R_{\text{TOTAL}}$ , and  $Q_{\text{ANT}}$  of a loop antenna at 2.4 GHz as a function of loop radius for wire radius  $b = 250 \ \mu\text{m}$ . Notably,  $R_{\text{RAD}}$  increases faster compared with  $R_{\text{LOSS}}$  as the loop circumferences gets closer to  $\lambda/2$ , leading to higher loop-antenna efficiency. However, as loop size becomes larger,  $R_{\text{RAD}}$  increases faster than the reactance, resulting in lower  $Q_{\text{ANT}}$ . Since (9) shows that the output voltage depends on  $R_{\text{RAD}}$  as well as  $Q_{\text{ANT}}$ , optimum sensitivity is achieved by

![](_page_4_Figure_2.jpeg)

Fig. 8. Systematic rectifier-antenna codesign for optimizing rectifier sensitivity.

balancing these tradeoffs. Fig. 8 outlines the proposed systematic area-constrained antenna-rectifier codesign approach.

- 1) Rectifier–Antenna Codesign Procedure:
- 1) For a given rectifier device geometry W/L, the one-stage model is used to determine  $V_D$  as a function of  $V_{SW}$ . The large-signal input impedance of the one-stage rectifier for  $V_{SW}$  is computed using Fourier transform of the steady-state rectifier current, where

$$Z_{\text{RECT}} = \frac{V_{\text{SW}}}{Fund\left(\text{FFT}\left(I_{\text{RECT}}\left(t\right)\right)\right)}.$$
 (16)

2) For each N of interest, one-stage  $V_D$  can be used to estimate  $V_{SW,MIN}$ , which is the minimum required  $V_{SW}$  to achieve targeted steady-state output voltage  $V_{OUT,N,SS}$ . N-stage rectifier input impedance is computed from

$$R_{\rm RECT,SS} = \frac{R_{\rm 1STG,SS}}{N} \tag{17}$$

$$C_{\text{RECT,SS}} = N C_{1\text{STG,SS}} \tag{18}$$

$$Q_{\text{RECT,N}} = \frac{1}{\omega \left( C_{\text{RECT,SS}} + C_{\text{PAR,N}} \right) R_{\text{RECT,SS}}} \quad (19)$$

where  $C_{\text{PAR,N}}$  represents the layout-dependent input wiring and pad parasitic capacitances (~ 100 fF).

- 3) Given N-stage input impedances, (12) and (13) determine loop antenna size. Therefore,  $R_{RAD}$  and  $Q_{ANT}$  can be computed from (15).
- Following this, the required P<sub>AV,RX,ISO</sub> to achieve V<sub>OUT,N,SS</sub> for the given W/L and N can be determined from (9). The procedure is iterated across multiple stage number N and devices sizes to determine the minimum sensitivity.

This design procedure is summarized in Fig. 8 and is adopted in order to codesign a 2.4-GHz rectifier and loop antenna in 65-nm CMOS, with loop antenna radius limited to 6.5 mm.

![](_page_4_Figure_16.jpeg)

Fig. 9. Rectifier and antenna quality factors following codesign approach in Fig. 8, satisfying 1-V output voltage target.

![](_page_4_Figure_18.jpeg)

Fig. 10. Required  $P_{AV,RX,ISO}$  to achieve targeted 1-V output voltage across device width and number of rectifier stages.

Given (12) and (13), this sets a lower bound on  $C_{\text{RECT}}$  and hence limits the permissible combinations of N and W/L. Differential cross-connected rectifier topology is adopted since it effectively reduces turn-on voltage[30]. Minimum channel length is chosen for all transistors to minimize device capacitances.

Fig. 9 shows the antenna and rectifier Q at 2.4 GHz across W for different N, assuming a 1-V  $V_{OUT,N,SS}$  target,  $I_{LOAD} = 100$  nA, and resonance between loop antenna and rectifier. Increasing W leads to higher  $C_{RECT}$  and a steep reduction in  $Q_{RECT}$ , and gradual increase in  $Q_{ANT}$  as loop antenna radius decreases. Larger N leads to higher  $Q_{RECT}$ due to presence of wiring and pad parasitics [ $C_{PAR,N}$  in (19)] that do not scale with N. The increase in  $C_{RECT}$  for larger N also leads to smaller antenna size and higher  $Q_{ANT}$ . As described earlier, smaller antenna size leads to poorer  $R_{RAD}$ that degrades sensitivity.

The overall impact of these tradeoffs is shown in Fig. 10, which plots the sensitivity following the design procedure in Fig. 8. A small device size with N = 5 provided the optimum sensitivity in simulation but can lead to long charging time. Increasing the device width in the rectifier leads to faster charging times. In order to balance sensitivity with practical charging

![](_page_5_Figure_1.jpeg)

Fig. 11. Wirelessly powered UWB TX SoC with 2.4-GHz rectifier, low-current PMU, and 0.8-V 8-GHz UWB TX.

time, a choice N = 6 with  $W = 5 \mu m$  is selected for this design since it reduces charging time by factor of three, albeit with a ~ 1.8-dB poorer simulated sensitivity. The loop antenna corresponding to the selected rectifier size presents a simulated impedance of  $2 + j260 \Omega$  at the rectifier input, resonating rectifier capacitance. Including the rectifier, the simulated  $Q_{\rm EFF}$  is ~70 based on (3), corresponding to a bandwidth of ~ 30 MHz. This approach of directly resonating antenna and rectifier does present smaller bandwidths since high-Q passive boost is targeted, however calibration (similar to [30]) can be used to ensure rectifier operation at desired frequency.

A similar optimization approach is carried out at 900 MHz with the same antenna area constraint to determine the minimum  $P_{\text{AV,RX,ISO}}$  and hence the rectifier operating range. Based on these simulations, an operating frequency of 2.4 GHz was selected for RF-energy harvesting.

## III. WIRELESSLY POWERED UWB TX SOC

The wireless-energy rectifier outlined in Section II is used to power a UWB TX sensor node SoC shown in Fig. 11. Dutycycled operation is assumed where the rectifier charges a capacitance, ( $C_{\text{STORE}}$  in Fig. 11), and the UWB TX is enabled only when sufficient voltage has been built up on the capacitor. The UWB TX hence operates in bursts which is suited for low-data-rate sensors which do not require continuous transmission. Low-voltage operation is targeted to improve rectifier operating range. The sensor node consists of three integrated blocks: the RF energy harvester, PMU, and UWB transmitter. In power-up mode, wireless TX power from an external 2.4-GHz beacon is harvested and stored on capacitor  $C_{\text{STORE}}$ . A lowcurrent PMU, based on a subthreshold bandgap reference, detects when the voltage on the storage capacitor  $V_{\rm RECT,N,SS}$  exceeds a programmable threshold (nominally 1.1 V), after which the low-dropout regulator (LDO) is enabled and provides a constant supply voltage (nominally 0.78 V) to the UWB TX. The 0.8-V UWB TX operates in the higher UWB band with center

![](_page_5_Figure_7.jpeg)

Fig. 12. Schematic of programmable PMU that draws < 300 nA.

frequency at 8 GHz to ensure multi-GHz bandwidth with a compact loop antenna.

### A. Power Management Unit

The PMU is shown in Fig. 12. The rectifier output voltage  $V_{\text{RECT}}$  powers a bandgap circuit biased in subthreshold region[36]. The bandgap circuit consumes 150 nA when  $V_{\text{RECT}} = 1.5$  V. The simulated variation in  $V_{BG}$  across 0° to 50° is 5 mV. The bandgap circuit requires a  $V_{\text{RECT}} > 0.5$  V to achieve stable output voltage

1) Charging Phase: Diode-connected transistor ladder scales the input voltage  $V_{\text{RECT}}$  to different levels. Initially,  $V_{\text{BIAS}}$  is connected to  $V_{\text{TRIG2}}$  since  $V_{\text{CTRL}}$  is low. A comparator *COMP*1 compares  $V_{\text{BIAS}}$  and the bandgap output voltage  $V_{\text{BG}}$ . As  $V_{\text{RECT}}$  increases,  $V_{\text{BIAS}}$  increases, and, hence, *COMP*1 toggles  $V_{\text{CTRL}}$  to high. While this nominally occurs when  $V_{\text{RECT,N,SS}} > 1.1 \text{ V}$ ,  $V_{\text{TRIG2}}$  and hence  $V_{\text{CTRL}} \rightarrow 1$  is programmable. When  $V_{\text{BIAS}}$  exceeds  $V_{\text{BG}}$ ,  $V_{\text{CTRL}}$  enables the switch  $M_1$ , and the LDO is activated to provide a stable supply voltage for the UWB transmitter. At the same time,  $V_{\text{BIAS}}$  is switched to higher  $V_{\text{TRIG1}}$ .

![](_page_6_Figure_1.jpeg)

Fig. 13. Generation of UWB pulse with 500-ps pulse width and 8-GHz center frequency using edge combining.

2) Discharging Phase: The UWB-TX current discharges capacitor  $C_{\text{STORE}}$  and hence  $V_{\text{BIAS}}$ . When  $V_{\text{BIAS}}$  is lower than  $V_{\text{BG}}$  (normally when  $V_{\text{RECT}}$  is lower than 0.78 V), COMP1 toggles  $V_{\text{CTRL}}$  to low. Switch  $M_1$  is turned off, and the LDO is deactivated. The system returns to charging phase. Additionally, when  $V_{\text{RECT}}$  exceeds 1.8 V, COMP2 turns on  $M_2$  to provide a current discharge path to ground, limiting  $V_{\text{RECT},N,SS}$  and preventing breakdown.

#### B. UWB Pulse Generation

A four-stage differential ring oscillator, tunable from 100 to 400 MHz, provides the clock for the UWB TX (Fig. 11). The oscillator can also be injection-locked to an external input, enabling synchronization with other sensor nodes or base station. The ring oscillator clock is divided by 16 to generate the data clock, leading to on–off keying (OOK) modulated UWB pulses at data rates between 6–28 Mb/s.

An on-chip pseudo-random bit-sequence (PRBS) generator is used to emulate coding on the sensor-tag pulses for individual tag identification. OOK modulation is adopted to ensure low-voltage pulse generation. Data are provided to a programmable current-starved delay chain in Fig. 13 that generates edges delayed by 62.5 ps in the case of the Data "1" state. Pulses are created by combining suitable delay edges. For example, delayed edges D1P, D2P, and D4N are fed to the edge-combine branch to generate  $VP \langle 0 \rangle$ . Similarly, pulses  $VP \langle 3:0 \rangle$  (black) and  $VN \langle 3:0 \rangle$  (blue) are generated based on other edges of the inverter delay chain, creating eight pulses each with duration of 62.5 ps (Fig. 13). The choice of OOK modulation with an enable mask reduces the number of stacked devices in the pulse generator to four instead of six in [37], enabling 62.5-ps pulse generation from as low as a 0.7-V supply.

## C. PA Antenna Codesign

The PA combines the VP and VN pulses from Fig. 13, creating a UWB pulse with 8-GHz center frequency and 500-ps duration (Fig. 11). The PA provides pulse-shaping for the UWB TX output by utilizing weighted transconductances and targets 0-dBm output power, consuming 14 mW when amplifying a pulse. The PA is duty-cycled by creating a PA-Enable mask (Fig. 11) that activates the PA when a pulse needs to be transmitted. The width of the PA-Enable signal is programmable to ensure appropriate settling time for the PA.

Differential operation for the TX is critical due to the limited bypass and small ground plane of the area-constrained sensor. In this work, differential PA output-impedance matching to the antenna is achieved using an area-efficient

![](_page_6_Figure_10.jpeg)

Fig. 14. Die photograph of wirelessly powered 8-GHz UWB TX implemented in 65-nm CMOS.

transformer-capacitor network that incorporates wirebonds, as shown in Fig. 14. The transformer also separates voltage bias of the PA from antenna. The transformer primary coil and secondary coil are implemented with metal 9 and metal 8 stacked together, occupying an area of 178  $\mu$ m× 200  $\mu$ m. EM simulations, performed using Hyperlynx 3D EM (version 15), show transformer primary and secondary inductances of 340 and 360 pH, respectively, with a coupling factor of ~ 0.8. The PA is matched to a compact 8-GHz loop antenna which is designed to resonate with bond-wire inductance. With an outer radius of only 0.57 cm, the loop antenna exhibits simulated impedance of 55  $\Omega$  – *j*112  $\Omega$  at 8 GHz. The transformer-capacitor network is designed such that the PA creates a 0-dBm swing across the antenna radiation resistance.

#### **IV. MEASUREMENT RESULTS**

The wirelessly powered 8-GHz UWB TX SoC is implemented in a 65-nm CMOS process with 3.4- $\mu$ m-thick top-layer metal. The die area is 1 mm × 0.8 mm, as shown in Fig. 14. The only off-chip components are compact loop antennas, surface mount (SMT) storage capacitor, and LDO stability capacitors, all of which have very small form factor. A compact chip-on-board package for RF testing is shown in Fig. 15(a). A simulated rectifier antenna pattern, using Ansys High Frequency Structure Simulator (HFSS) (version 15), is shown in Fig. 15(b), demonstrating a gain of ~ 1.1 dBi with 90%

![](_page_7_Figure_1.jpeg)

Fig. 15. (a) UWB SoC packaged with dual planar loop-antennas for RF testing. (b) Simulated 2.4-GHz loop antenna gain. (c) Compact 3-D package for low form-factor and weight.

TABLE I Component Mass Summary

Component	Mass	Component	Mass
Flex PCB (1 cm <sup>2</sup> )	20 mg	Cu Wire (24 AWG, 2 cm)	38 mg
Tantalum Cap. (1 $\mu$ F)	28 mg	0603 SMT Cap.	3.6 mg

![](_page_7_Figure_5.jpeg)

Fig. 16. Measurement setup for characterizing rectifier performance—setup is initially calibrated to determine available power for the rectifier.

efficiency. Similar gain performance is observed for the 8-GHz UWB antenna with both antennas demonstrating low gain and wide field-of-view. The radius of the 2.4-GHz rectifier antenna is comparable to that of the 8-GHz UWB antenna since the inductive antenna is used to directly resonate the resonator, as was described in Section II-F. While the planar chip-on-board package is used for systematic testing, a small form-factor package with FR-4 as well as flex-PCB with vertical loop antennas has also been developed, as shown in Fig. 15(c). Typical component weights contributing to overall  $\sim$  100-mg sensor tag weight are shown in Table I.

Rectifier measurements are carried out both in an anechoic chamber and in typical office environments. Wireless UWB TX performance is measured both in time and frequency domains. Relative time-of-flight (TOF) measurements demonstrate localization capabilities.

## A. Rectifier-Antenna Performance

The rectifier measurement is calibrated using two identical 9-dBi-gain log-periodic antennas, as shown in Fig. 16. The rectifier sensitivity is defined as the available power  $P_{AV,RX,ISO}$  from an isotropic receiving antenna with impedance and polarization matching, which can be determined from the setup

![](_page_7_Picture_11.jpeg)

Fig. 17. Photograph of a 2.4-GHz rectifier-antenna measurement in an anechoic chamber.

in Fig. 16. The measured  $P_{AV,RX,ISO}$  is consistent with the calculated received power from (1), validating setup calibration. The rectifier and antenna are characterized in an anechoic chamber as shown in Fig. 17. Sensitivity and charging transients under three load conditions of  $R_{\rm LOAD} = \infty$ , 10 M $\Omega$ , and 1 M $\Omega$  were measured. As shown in Fig. 18(a), the implemented rectifier-antenna achieves state-of-the-art -30.7-dBm sensitivity for 1-V output voltage. Notably, this performance is achieved with only  $\sim 1.3$ -cm<sup>2</sup> of antenna area demonstrating the validity of the proposed optimization based on rectifier-antenna codesign. The measurements agree well (within 1 dB) with simulations in Fig. 10, and the relatively small difference (1 dB) between simulation and measurement most likely comes from inaccurate transistor models at subthreshold region (where rectifier transistors operate at sensitivity) and wirebond/antenna modeling inaccuracies. Fig. 18(b) shows the measured charging time under both 10 M $\Omega$  and 1 M $\Omega$  load when charging a 1-uF tantalum storage capacitor to 1-V V<sub>RECT,SS</sub>. Rectifier power conversion efficiency (PCE) is defined as

$$PCE = \frac{P_{\text{LOAD}}}{P_{\text{AV,ISO}}}$$
(20)

where  $P_{\text{LOAD}}$  is the power dissipated in the load resistance. Fig. 18(c) shows measured PCE under both 10- and 1-M $\Omega$ 

1

![](_page_8_Figure_1.jpeg)

Fig. 18. Measured 2.4-GHz rectifier performance. (a) Rectifier sensitivity across target output voltage and  $R_{LOAD}$ . (b) Rectifier charging time for 1- $\mu$ F storage capacitor. (c) Rectifier PCE across input power for  $R_{LOAD} = 1 M\Omega$  and 10 M $\Omega$ .

![](_page_8_Picture_3.jpeg)

Fig. 19. Photograph of a 2.4-GHz rectifier-antenna characterization in a typical office conference room.

![](_page_8_Figure_5.jpeg)

Fig. 20. Diagram of measured 2.4-GHz rectifier performance in a conference room demonstrating feasibility of wireless powering in typical office environments.

load conditions. For 1-M $\Omega$  load, the maximum PCEis 37% at  $P_{\text{AV,RX,ISO}}$  of -23 dBm.

The rectifier and antenna are also measured in practical scenarios. In an office corrider, 1-V  $V_{\text{RECT,SS}}$  can be generated with a TX EIRP of 4 W at 20-m distance, which is consistent with -30-dBm sensitivity based on (10). However, multipath fading effects and increased sensitivity to antenna orientation and position was observed. Rectifier performance is also studied in a conference room, as shown in Fig. 19. The same setup is adopted here as in the anechoic chamber, and 10-M $\Omega$  load is considered. The required TX EIRP for charging the  $V_{\text{RECT,SS}}$  to 1-V output is measured as shown in Fig. 20. The required EIRP gradually increases for larger separation between source and rectifier. However, the required EIRP is less than the 36-dBm FCC limit for several cases.

### B. PMU and UWB TX Performance

Fig. 21(a) shows the measured bandgap output voltage across  $V_{\rm RECT,SS}$ . The bandgap circuit can maintain  $\sim 0.48 - V$  output voltage as  $V_{\rm RECT}$  varies from 0.5 to 1.5 V. Fig. 21(b) shows measured LDO output voltage in both charging and discharging phases. It can be seen that the PMU

can switch on and off as expected and LDO can generate a constant 0.78-V supply voltage for the UWB TX block. As simulated, the PMU consumes < 300nA.

The UWB TX is characterized using a connectorized  $100-\Omega$  load and with wireless measurements. Since the antenna is designed to absorb a portion of the bond wire inductance, the loading in these two cases is not equivalent. Fig. 21(c) shows the simulated and measured UWB pulse using a connectorized 100- $\Omega$  differential load. It can be seen that the measured waveform is consistent with simulations under appropriate loading conditions.

Wireless UWB TX performances is measured with TX driving an 8-GHz loop antenna shown in Fig. 15. Note that the UWB TX wireless measurements are performed using external supply for simplicity. Nevertheless, UWB pulse generation with wireless powering has been verified in measurement. In the case of the wirelessly powered UWB TX, the rectifier is loaded by the PMU in charging phase ( $\sim 3.3 \text{ M}\Omega$ ), implying a sensitivity of  $\sim -25 \text{ dBm}$  for the rectifier in this mode [Fig. 18(a)]. Wireless UWB signals are received using a 12-dBi gain 4–12-GHz wideband horn antenna followed by an LNA with 23-dB gain (including cable losses) driving a 25-GHz

![](_page_9_Figure_1.jpeg)

Fig. 21. Measured PMU and 8-GHz UWB TX performance. (a) Low-voltage bandgap operates with  $V_{\text{RECT},SS} > 0.5 \text{ V}$ . (b) Measured LDO output demonstrating constant UWB TX voltage supply as well as appropriate enable/disable during charging and discharging phases. (c) Comparison of simulated and measured 8-GHz UWB pulse when UWB TX is characterized with connectorized 100- $\Omega$  differential load.

![](_page_9_Figure_3.jpeg)

Fig. 22. Wireless measurements of UWB TX in the (a) time domain and (b) frequency domain. Measurements are consistent with 0-dBm UWB TX radiated power. (c) UWB TX pulse achieves > 15-dB SNR at 11-m range, demonstrating feasibility of operation beyond 10 m.

![](_page_9_Figure_5.jpeg)

Fig. 23. Comparing output of on-chip PRBS which modulates UWB TX and wirelessly measured OOK UWB TX signal at 11-m range.

oscilloscope. Fig. 22(a) and (b) shows wireless measurement and UWB spectrum. Assuming 60-dB path loss (3 m at 8 GHz), the measured  $\sim -13$  dBm signal is equivalent to  $\sim 0$ -dBm radiated power at the loop antenna, which is consistent with the simulated 750-mV peak–peak differential output. The low pulse-repetition frequency (6–28 MHz) ensures UWB spectral FCC mask compliance. When pulses are generated at 28 MHz, the UWB transmitter consumes 64 pJ per pulse (14 mW when radiating a pulse).

![](_page_9_Figure_8.jpeg)

Fig. 24. Relative TOF measurement using the UWB TX. RX-2 provides baseline while the position of RX-1 is varied.

The choice of storage capacitance  $C_{\text{STORE}}$  is dictated by desired UWB payloads. Given PMU thresholds for UWB TX

Rectifier	Technology	Antenna Area	Sensitivity	Frequency	Distance	MAX PCE	Requirement
This work	65 nm CMOS	$1.33 \ {\rm cm}^2$	-30.7 dBm@1 V	2.4 GHz	20 m@4 W EIRP	37%@-23 dBm	Deep N-Well
JSSC 14 [30]	90 nm CMOS	12 cm <sup>2</sup>	-27 dBm@1 V	868 MHz	27 m@1.78 W EIRP	40%@-17 dBm	Control Loop
JSSC 11 [33]	90 nm CMOS	No Antenna	-24 dBm@1 V	915 MHz	-	16%@-16 dBm	Deep N-Well
JSSC 08 [32]	$0.25 \ \mu m \ CMOS$	30 cm <sup>2</sup>	-22.6 dBm@1 V	906 MHz	15 m@4 W EIRP	30%@-8 dBm	External Pre-Charge

 TABLE II

 Rectifier Performance Compared With the State of the art

TABLE III UWB TX Performance Summary

UWB TX	This work	ISSCC 14 [38]	ISSCC 13 [39]	ISSCC 12 [40]	JSSC 11 [41]
Technology	65 nm CMOS	65 nm CMOS	0.18 $\mu$ m CMOS	90 nm CMOS	130 nm CMOS
Frequency	6.9-9.3 GHz	7.75-8.25 GHz	9-12 GHz	6-9 GHz	7.25-8.5 GHz
$V_{DD}$ Voltage	0.8 V	1 V	3.6 V	1 V	1.35 V
Power	1.8 mW	1 mW	22.4 $\mu W$	3.5 mW	0.93 mW*
Data Rate	28 Mb/s	1 Mb/s	0.03 Mb/s	0.85 Mb/s	5 Mb/s
Energy/bit	0.064 nJ/bit	1 nJ/bit	0.747 nJ/bit*	4.12 nJ/bit	0.186 nJ/bit
Antenna Area	$1.02 \ {\rm cm}^2$	No Antenna	On-chip 2 mm Monopole	Not Shown	No Antenna
$V_{pk-pk}$	750 mV@Antenna	-	700 mV@50 Ω Coax Load	-	2.2 V@50 Ω Coax Load

enable, 1.1 V, and UWB TX disable, 0.9 V [Fig. 21(b)], a 1- $\mu$ F capacitor implies 0.2- $\mu$ J energy is available from the capacitor in each charge–discharge cycle. At 64 pJ/pulse, this can support a payload with ~ 3000 pulses.

For long-distance wireless measurement, the UWB is received using an antenna/LNA setup with  $\sim 3.5$ -dB noise figure (NF). The received signal is shown in Fig. 22(c) and achieves > 15-dB SNR at 11-m range (limited by test setup). The OOK modulated data is generated by an on-chip PRBS. Fig. 23 compares the PRBS output from the chip with the wirelessly measured UWB pulse sequence, demonstrating OOK-modulated UWB TX performance at range exceeding 10 m.

Localization using relative TOF triangulation is emulated using the setup shown in Fig. 24. Two identical receiving paths are used. RX-1 is moved to different locations away from the chip package while RX-2 works as a reference providing a fixed baseline in the testing. The received pulses from RX-1 and RX-2 are processed by a matched filter followed by envelop detection. For different RX-1 locations with 8-cm distance increment and TOF with RX-2 staying stationary, the normalized envelop amplitudes demonstrate sub-10-cm ranging resolution.

The performance of the rectifier and UWB TX is summarized and compared with previous state of the art in Tables II and III. The rectifier achieves  $2.3 \times$  improvement in sensitivity over the state of the art with  $9 \times$  smaller antenna area ( $\sim 1.3 \text{ cm}^2$ ). The 8-GHz UWB TX operates from a 0.8-V supply and consumes only 64 pJ to generate each UWB pulse while achieving 2.4-GHz 10-dB bandwidth at 8 GHz.

## V. CONCLUSION

A batteryless wirelessly powered UWB SoC has been demonstrated that achieves state-of-the-art rectifier sensitivity while meeting size and weight constraints. The UWB SoC design is based on a rectifier modeling and systematic optimization methodology that is generally applicable across other frequencies and rectifier applications, including wake-up receivers. Rectifier measurements in practical environments and sub-10-cm ranging using the UWB TX with a TDOA approach demonstrates feasibility of batteryless localization sensors with  $\sim$  10-m range while operating under FCC specifications. Future research efforts include further improvement of rectifier sensitivity and reduction in rectifier load currents during the charging phase. Ongoing efforts to deploy the UWB SoC for insect localization demonstrate the possibilities for miniaturized wirelessly powered positioning tags for Internet of Things applications.

## ACKNOWLEDGMENT

The authors would like to thank A. Hazlehurst, Oregon State University, Corvallis, OR, USA, for his work on sensor attachment to insects, Keysight for access to test equipment, and R. Khanna and Intel for providing access to the anechoic chamber.

#### REFERENCES

- [1] J. Yoo, L. Yan, S. Lee, Y. Kim, and H.-J. Yoo, "A 5.2 mW self-configured wearable body sensor network controller and a 12 μW wirelessly powered sensor for a continuous health monitoring system," *IEEE J. Solid-State Circuits*, vol. 45, no. 1, pp. 178–188, Jan. 2010.
- [2] Z. Safarian and H. Hashemi, "A wirelessly-powered passive RF CMOS transponder with dynamic energy storage and sensitivity enhancement," in *Proc. IEEE Radio Frequency Integr. Circuits Symp.*, Jun. 2011, pp. 1–4.
- [3] S. Mandal and R. Sarpeshkar, "Low-power CMOS rectifier design for RFID applications," *IEEE Trans. Circuits Syst.: I, Reg. Papers*, vol. 54, no. 6, pp. 1177–1188, Jun. 2007.
- [4] Y.-J. Huang *et al.*, "A self-powered cmos reconfigurable multi-sensor soc for biomedical applications," *IEEE J. Solid-State Circuits*, vol. 49, no. 4, pp. 851–866, Apr. 2014.
- [5] H. Reinisch, S. Gruber, H. Unterassinger, M. Wiessflecker, G. Hofer, W. Pribyl, and G. Holweg, "An electro-magnetic energy harvesting system with 190 nW idle mode power consumption for a BAW based wireless sensor node," *IEEE J. Solid-State Circuits*, vol. 46, no. 7, pp. 1728–1741, Jul. 2011.

- [6] A. Liberale, E. Dallago, and A. L. Barnabei, "Energy harvesting system for wireless body sensor nodes," in *Proc. IEEE Biomed. Circuits Syst. Conf.*, Oct. 2014, pp. 416–419.
- [7] Y.-T. Liao, H. Yao, A. Lingley, B. Parviz, and B. P. Otis, "A 3 µW CMOS glucose sensor for wireless contact-lens tear glucose monitoring," *IEEE J. Solid-State Circuits*, vol. 47, no. 1, pp. 335–344, Jan. 2012.
- [8] A. Yakovlev, D. Pivonka, T. Meng, and A. Poon, "A mm-sized wirelessly powered and remotely controlled locomotive implantable device," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2012, pp. 302–304.
- [9] M. Tabesh, N. Dolatsha, A. Arbabian, and A. M. Niknejad, "A powerharvesting pad-less millimeter-sized radio," *IEEE J. Solid-State Circuits*, vol. 50, no. 4, pp. 962–977, Apr. 2015.
- [10] W. Lim, I. Lee, D. Sylvester, and D. Blaauw, "Batteryless sub-nW Cortex-M0+ processor with dynamic leakage-suppression logic," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Feb. 2015, pp. 1–3.
- [11] Y. Zhang et al., "A batteryless 19 W MICS/ISM-band energy harvesting body sensor node SoC for ExG applications," *IEEE J. Solid-State Circuits*, vol. 48, no. 1, pp. 199–213, Jan. 2013.
- [12] J. Yin et al., "A system-on-chip EPC Gen-2 passive UHF RFID tag with embedded temperature sensor," *IEEE J. Solid-State Circuits*, vol. 45, no. 11, pp. 2404–2420, Nov. 2010.
- [13] Y.-C. Shih, T. Shen, and B. P. Otis, "A 2.3 μW wireless intraocular pressure/temperature monitor," *IEEE J. Solid-State Circuits*, vol. 46, no. 11, pp. 2592–2601, Nov. 2011.
- [14] T. Akin, K. Najafi, and R. M. Bradley, "A wireless implantable multichannel digital neural recording system for a micromachined sieve electrode," *IEEE J. Solid-State Circuits*, vol. 33, no. 1, pp. 109–118, Jan. 1998.
- [15] J.-O. Park, J.-J. Kim, S.-G. Kim, and M.-S. Jun, "Future store picking system using RFID and USN technique," in *Proc. IEEE Int. Comput. Sci. Convergence Inf. Technol.*, Nov. 2009, pp. 1071–1075.
- [16] R. Aliberti, E. Di Giampaolo, and G. Marrocco, "A model to estimate the RFID read-region in real environments," in *Proc. 38th IEEE Eur. Microw. Conf.*, Oct. 2008, pp. 1711–1714.
- [17] S. Gezici, Z. Tian, G. B. Giannakis, H. Kobayashi, A. F. Molisch, H. V. Poor, and Z. Sahinoglu, "Localization via ultra-wideband radios: A look at positioning aspects for future sensor networks," *IEEE Signal Processing Mag.*, vol. 22, no. 4, pp. 70–84, Jul. 2005.
- [18] C. Zhang, M. J. Kuhn, B. C. Merkl, A. E. Fathy, and M. R. Mahfouz, "Real-time noncoherent UWB positioning radar with millimeter range accuracy: Theory and experiment," *IEEE Trans. Microw. Theory Techn.*, vol. 58, no. 1, pp. 9–20, Jan. 2010.
- [19] M. R. Mahfouz, C. Zhang, B. C. Merkl, M. J. Kuhn, and A. E. Fathy, "Investigation of high-accuracy indoor 3-D positioning using UWB technology," *IEEE Trans. Microw. Theory Techn.*, vol. 56, no. 6, pp. 1316–1330, Jun. 2008.
- [20] Z.-M. Tsai *et al.*, "A high-range-accuracy and high-sensitivity harmonic radar using pulse pseudorandom code for bee searching," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 1, pp. 666–675, Jan. 2013.
- [21] J. Kiriazi, J. Nakakura, V. Lubecke, and K. Hall, "Low profile harmonic radar transponder for tracking small endangered species," in *Proc. 29th IEEE Eng. Med. Biol. Soc. Conf.*, Aug. 2007, pp. 2338–2341.
- [22] B. G. Colpitts and G. Boiteau, "Harmonic radar transceiver design: Miniature tags for insect tracking," *IEEE Trans. Antennas Propag.*, vol. 52, no. 11, pp. 2825–2832, Nov. 2004.
- [23] M. R. Mahfouz, M. J. Kuhn, G. To, and A. E. Fathy, "Integration of UWB and wireless pressure mapping in surgical navigation," *IEEE Trans. Microw. Theory Techn.*, vol. 57, no. 10, pp. 2550–2564, Oct. 2009.
- [24] R. Ye, S. Redfield, and H. Liu, "High-precision indoor UWB localization: Technical challenges and method," in *Proc. IEEE Int. Ultra-Wideband Conf.*, Sep. 2010, vol. 2, pp. 1–4.
- [25] H. Soganci, S. Gezici, and M. B. Guldogan, "Enhancements to threshold based range estimation for ultra-wideband systems," in *Proc. IEEE Int. Ultra-Wideband Conf.*, Sep. 2014, pp. 1–6.
- [26] J. Kang, S. Rao, P. Chiang, and A. Natarajan, "Area-constrained wirelessly-powered UWB SoC design for small insect localization," in *Proc. IEEE Topical Conf. Wireless Sensors and Sensor Netw.*, Jan. 2016, pp. 18–20.
- [27] J. Kang, C. Patrick, and A. Natarajan, "A 3.6 cm<sup>2</sup> wirelessly-powered UWB SoC with -30.7 dBm rectifier sensitivity and sub-10 cm range resolution," in *Proc. IEEE Radio Frequency Integr. Circuits Symp.*, Jun. 2015, pp. 255–258.

- [28] M. Loy, R. Karingattil, and L. Williams, "ISM-band and short range device regulatory compliance overview," 2005 [Online]. Available: http:/ /www.ti.com/lit/an/swra048/swra048.pdf
- [29] D. M. Pozar, *Microwave Engineering*. Hoboken, NJ, USA: Wiley, 2009.
- [30] M. Stoopman, S. Keyrouz, H. J. Visser, K. Philips, and W. A. Serdijn, "Co-design of a CMOS rectifier and small loop antenna for highly sensitive RF energy harvesters," *IEEE J. Solid-State Circuits*, vol. 49, no. 3, pp. 622–634, Mar. 2014.
- [31] P. T. Theilmann, C. D. Presti, D. J. Kelly, and P. M. Asbeck, "A µW complementary bridge rectifier with near zero turn-on voltage in SOS CMOS for wireless power supplies," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 9, pp. 2111–2124, Sep. 2012.
- [32] T. Le, K. Mayaram, and T. Fiez, "Efficient far-field radio frequency energy harvesting for passively powered sensor networks," *IEEE J. Solid-State Circuits*, vol. 43, no. 5, pp. 1287–1302, May 2008.
- [33] G. Papotto, F. Carrara, and G. Palmisano, "A 90-nm CMOS thresholdcompensated RF energy harvester," *IEEE J. Solid-State Circuits*, vol. 46, no. 9, pp. 1985–1997, Sep. 2011.
- [34] S. Oh and D. D. Wentzloff, "A –32 dBm sensitivity RF power harvester in 130 nm CMOS," in *Proc. IEEE Radio Frequency Integr. Circuits Symp.*, Jun. 2012, pp. 483–486.
- [35] C. A. Balanis, Antenna Theory: Analysis and Design. Hoboken, NJ, USA: Wiley, 2012.
- [36] L. Xia, J. Cheng, N. E. Glover, and P. Chiang, "0.56 V –20 dBm RF-powered, multi-node wireless body area network system-on-a-chip with harvesting-efficiency tracking loop," *IEEE J. Solid-State Circuits*, vol. 49, no. 6, pp. 1345–1355, Jun. 2014.
- [37] V. V. Kulkarni, M. Muqsith, K. Niitsu, H. Ishikuro, and T. Kuroda, "A 750 Mb/s, 12 pJ/b, 6-to-10 GHz CMOS IR-UWB transmitter with embedded on-chip antenna," *IEEE J. Solid-State Circuits*, vol. 44, no. 2, pp. 394–403, Feb. 2009.
- [38] F. Chen, Y. Li, D. Liu, W. Rhee, J. Kim, D. Kim, and Z. Wang, "A 1 mW 1 Mb/s 7.75-to-8.25 GHz chirp-UWB transceiver with low peakpower transmission and fast synchronization capability," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Feb. 2014, pp. 162–163.
- [39] J. K. Brown, K.-K. Huang, E. Ansari, R. R. Rogel, Y. Lee, and D. D. Wentzloff, "An ultra-low-power 9.8 GHz crystal-less UWB transceiver with digital baseband integrated in 0.18 μm BiCMOS," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Feb. 2013, pp. 442–443.
- [40] X. Wang et al., "A meter-range uwb transceiver chipset for around-thehead audio streaming," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2012, pp. 450–452.
- [41] S. Soldà, M. Caruso, A. Bevilacqua, A. Gerosa, D. Vogrig, and A. Neviani, "A 5 Mb/s UWB-IR transceiver front-end for wireless sensor networks in 0.13 CMOS," *IEEE J. Solid-State Circuits*, vol. 46, no. 7, pp. 1636–1647, Jul. 2011.

![](_page_11_Picture_37.jpeg)

**Jian Kang** (S'15) received the B.S and M.S. degrees in electrical engineering from Shanghai Jiao Tong University, Shanghai, China, in 2006 and 2010, respectively. He is currently working toward the Ph.D. degree in electrical engineering at Oregon State University, Corvallis, OR, USA.

His research interests include wireless transceivers, low-power biosensors, energy harvesting, localization, and antenna design.

![](_page_11_Picture_40.jpeg)

Sujaya Rao received the Ph.D. degree in entomology from the University of Minnesota, St. Paul, MN, USA, in 1991.

She conducted postdoctoral research at the University of Delaware and the University of California, Berkeley. She then became an Extension Advisor with the University of California, Davis, CA, USA, before moving to Oregon State University, Corvallis, OR, USA, where she is now a Professor engaged in research, teaching, and extension. Over the years, her research has focused on the behavioral and chemical

ecology of plant-insect interactions in native habitats and in diverse cropping systems. Her current research is focused on examination of vision, foraging distances, pollination efficiencies, impacts of exposure to toxic chemicals, and conservation of native bumble bees. Dr. Rao was the recipient of the Fulbright Scholar Award and the Organization for Economic Cooperation and Development Fellowship for native bee research in Ecuador and Australia, respectively. She has integrated her research with educational programs which earned her the Distinguished Achievement in Teaching Award from the Entomological Society of America, the Distinction in Student Mentoring Award from the regional branch of the same society and the Hodson Alumnus Award from the University of Minnesota. She has served as the President of the Entomological Society of America and is now serving as a member of the Governing Board.

![](_page_12_Picture_2.jpeg)

**Patrick Chiang** (SM'15) received the B.S. degree in electrical engineering and computer sciences from the University of California, Berkeley, CA, USA, in 1998, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, USA, in 2001, and 2007, respectively.

He is currently a 1000-Talents Young Professor with Fudan University and a tenured Associate Professor with Oregon State University, Corvallis. OR, USA. He is a Cofounder of fabless-IC startup PhotonIC Technologies, Shanghai, China. He has

published more than 130 conference/journal publications. He leads an international team in both China/USA on energy-efficient microelectronics, including optical transceivers and wearable biosensors-on-a-chip.

Dr. Chiang was the recipient of a 2010 Department of Energy Early CAREER award and a 2012 National Science Foundation CAREER Award, for energyefficient interconnects and robust near-threshold computing. He is on the CICC and ASSCC Technical Program Committees.

![](_page_12_Picture_7.jpeg)

Arun Natarajan (M'07) received the B.Tech. degree from the Indian Institute of Technology, Madras, India, in 2001, and the M.S. and Ph.D. degrees from the California Institute of Technology, Pasadena, CA, USA, in 2003 and 2007, respectively, all in electrical engineering.

From 2007 to 2012, he was a Research Staff Member with IBM T. J. Watson Research Center, Yorktown Heights, NY, USA, where he worked on millimeter-wave (mm-wave) phased arrays for multi-Gb/s data links and airborne radar and on

self-healing circuits for increased yield in submicrometer process technologies. In 2012, he joined Oregon State University, Corvallis, OR, USA, as an Assistant Professor with the School of Electrical Engineering and Computer Science. His current research is focused on RF, mm-wave and sub-mm-wave integrated circuits and systems for high-speed wireless communication and imaging.

Dr. Natarajan was the recipient of the National Talent Search Scholarship from the Government of India [1995–2000], the Caltech Atwood Fellowship in 2001, the Analog Devices Outstanding Student IC Designer Award in 2004, the IBM Research Fellowship in 2005, the 2011 Pat Goldberg Memorial Award for Best Paper in CS/EE/Math in IBM Research and serves on the Technical Program Committee of the IEEE Radio-Frequency Integrated Circuits Conference, the IEEE Compound Semiconductor IC Symposium, and the 2013 IEEE International Microwave Symposium.