


Digital Logic Inverter - An Analog/Digital Building Block



- symbol: 

 bubble indicates inversion


- it "inverts" an input signal: ϕ volts input \rightarrow supply voltage output
 supply voltage input $\rightarrow \phi$ volts output




- the inversion is not linear; A decision is made at a threshold voltage, typically $\frac{V_{\text{supply}}}{2}$



- The inversion is implemented by connecting the output to supply voltage or to ground via "switches"




conceptually




done with transistors

- In digital logic we speak of ϕ volts + V_{supply} as "logic ' ϕ '" And "logic '1'"
- " ϕ " + "1" may represent logical TRUE OR FALSE OR digits in a binary number
- In typical digital circuits, the power supply connections are not shown.

- What happens if we connect inverters together input to output?




A steady state connection, holds a set value, \rightarrow memory cell





An unstable condition, \rightarrow oscillator (A ring oscillator)

- The frequency of oscillation of the ring oscillator is determined by the delay of the signal through the inverters; the propagation delay



- each inverter has a delay; Δt
- the 3 stage Ring oscillator has a period of oscillation of $6 \Delta t$
- Δt is typically about 5×10^{-9} s
- This oscillator would run at about 33 MHz.
This is a shortwave radio frequency.

We can use the RC time constant to slow the ring oscillator down.
Consider this circuit:



- $R_T + C_T$ will set the frequency of oscillation
- lets assume an initial condition and plot the voltage at V_x .

- C_T is initially discharged at 0V
- C_T is charged by U₃ till the threshold voltage ($\frac{V_s}{2}$) is reached. At this point U₁, U₂, & U₃ switch. This places the lower potential less of C_T at V_s and its higher potential terminal at $\frac{3}{2}V_s$
- C_T is now discharged by U₃ till it reaches ($-\frac{V_s}{2}$). This plus the V_s output of U₂ puts the input of U₁ at the threshold again causing all inverters to switch again. This places V_x at $-\frac{V_s}{2}$ as U₂'s output is back at 0V.
- C_T now charges again until it reaches the threshold again and the cycle repeats.