The capacitors can only hide the inductance of the pin and leadframe.
The capacitors are placed closest to the silicon die so that the inductance
between the capacitor and circuitry is minimized. In this package there
are no bond wires. The die is placed face-down on the organic substrate.
Thus the decoupling capacitors are mounted perhaps only a millimeter away
from the I/O pads.