

## Case (case-expression)

```
case-item1 : case-item-statement;  
case-item2 : case-item-statement;  
case-item3 : case-item-statement;  
:  
default :  
endcase
```

---

```
; Verilog has implied "break" stat in like C  
; case items are non-overlapping in VHDL, but  
; not Verilog.  
;  
;
```

## Unique case

- Unique is an assertion
  - All possible values for case-expression are in list of case-items
  - At run time, A match must be found in case-items
  - At run time, only one match will be found in case-items
- Unique guides synthesis
  - it indicates that no priority logic is necessary, parallel logic may be produced (faster, smaller)
- Unique usage
  - use when each case-item is unique and only one match should occur
  - Using "default" removes testing for non-existent matches, but uniqueness test remains.

## Priority case

- priority is an assertion
  - All possible values for case-expression are in the list of case-items
- priority guides synthesis
  - it indicates that all other testable conditions are don't care and may be used to simplify logic.
- priority usage
  - use to explicitly say that priority is important
  - including "default" will cause priority requirement to be dropped since all cases are available to be matched
  - it also indicates that more than one match in case-items is OK.
- Priority is a bad name
  - case is always a priority structure