


UNIQUE CASE

```
module case2(  
input [7:0] a_in, b_in, c_in, d_in,  
input [1:0] sel,  
output reg [7:0] d_out);
```

```
always_comb  
unique case (sel)  
2'b00 : d_out = a_in;  
2'b01 : d_out = b_in;  
2'b10 : d_out = c_in;  
endcase  
endmodule
```

A_{UA} = 129,3

DELAY = 12.31




CASE W/O UNIQUE

```
module case2(  
input [7:0] a_in, b_in, c_in, d_in,  
input [1:0] sel,  
output reg [7:0] d_out);
```

```
always_comb  
case (sel)  
2'b00 : d_out = a_in;  
2'b01 : d_out = b_in;  
2'b10 : d_out = c_in;  
endcase  
endmodule
```

AQUA = 339.1
DELAY = 12.45



CASEZ W/O PRIORITY


```

module int_dec4(
  output reg [2:0] irq_num,
  input [7:0] irq
);

always_comb
begin
  irq_num=4'b0000; //case where there is no interrupt
  casez (irq)
    8'b???????1: irq_num=4'b0001; //interrupt zero, ignore other bits
    8'b???????10: irq_num=4'b0010; //interrupt one , ignore other bits
    8'b?????100: irq_num=4'b0011;
    8'b????1000: irq_num=4'b0100;
    8'b???10000: irq_num=4'b0101;
    8'b??100000: irq_num=4'b0110;
    8'b?1000000: irq_num=4'b0111;
    8'b10000000: irq_num=4'b1000;
  endcase
end
endmodule

```

Area 111.95
 DELAY 9.47



CASEZ WITH PRIORITY

```
module int_dec4(  
    output reg [2:0] irq_num,  
    input [7:0] irq  
);  
  
always_comb  
begin  
    irq_num=4'b0000; //case where there is no interrupt  
    priority casez (irq)  
        8'b???????1: irq_num=4'b0001; //interrupt zero, ignore other bits  
        8'b??????10: irq_num=4'b0010; //interrupt one , ignore other bits  
        8'b?????100: irq_num=4'b0011;  
        8'b????1000: irq_num=4'b0100;  
        8'b????10000: irq_num=4'b0101;  
        8'b??100000: irq_num=4'b0110;  
        8'b?1000000: irq_num=4'b0111;  
        8'b10000000: irq_num=4'b1000;  
    endcase  
end  
endmodule
```

Area 111.91

DELAY 4.32 ns

