

Metastability

What is it?

- "meta" means "between"

- The unpredictable behavior of a flip-flop or latch where its output assumes values between logic 0 and 1 for an unusually long period or even oscillates.


- In CMOS circuits it is often observed as an unusually long clock to Q delay.


What causes it?

- If data changes within the t_{su}/t_h window it could happen.


- Whenever clock and data have an unknown phase relationship it is impossible for either signal to know when the other is about to change value.

- Thus you cannot guarantee that t_{su} and t_h will not be violated with arbitrary clock and data phase.






Instead of the nice clean transition you might expect, a metastable output of a flip-flop can look like this. A Tektronix 11801 digital sampling scope was used here to characterize an ECL flip-flop.
 (from EDN Dec. 10, 1992 "Exorcise Metastability from your Design", p58-64)




Sampling scope photo of flip-flop going metastable. Each dot represents probability of traces that pass through that region. (Thomas J. Chaney, Washington Univ.)




Multiple real-time scope traces of flip-flop going metastable. (Thomas J. Chaney, Washington Univ.)

Is the problem of metastability real or only an academic topic?


-Push button switch, computer keyboard, microwave button, alarm clock




-Frequency counter



-Asynchronous reset circuit to ASIC




-WSC VDU



How does metastability manifest itself in a circuit?

-The general case is an asynchronous input to a synchronous state machine




- paths through logic cloud are different
- an async input to one flip-flop may take the long path
- late arriving async signal will make setup time to one flip-flop and not to the other.

-In general, the following may be observed:

- The state machine may transition to a illegal state. (stuck?!)
- The state machine flip-flops may exhibit a very long clock to Q delay causing the next stage to go metastable or fail.

Metastability within synchronous systems?



-Both flip-flops are running at the same clock frequency. i.e., Synchronous system.

-But clk1 and clk2 comes from two different branches of the clock tree


-Suppose clk 1 branch is slightly faster than clk 2

-If FF1 and FF2 are connected with no logic cloud delay between them, FF2 may get new value of FF1 instead of the old value.

-This problem may be solved by using the logic synthesis tool to go back and find such cases. Usually called a "fix hold" operation.

Calculation of MTBF

MTBF Calculations (Single F/F)



Clock @ 100MHz
 data rate = 50MHz
 $K_1 = 1.01 \times 10^{-13} \text{ s}^{-1}$
 $K_2 = 1.268 \times 10^{10} \text{ 1/s}$
 (Altera Flex 10K)

$t_{su} = 0.5 \text{ ns}$

$$MTBF = \frac{1}{f_c f_d T_0} e^{\left(\frac{t'}{T}\right)} \quad ; \text{ let } \frac{1}{T} = K_2, T_0 = K_1$$

$$t' = 10^{-9} - 0.5 = 5.5 \text{ ns}$$

$$MTBF = \frac{e^{(5.5 \times 10^{-9} * 1.268 \times 10^{10})}}{(100 \times 10^6)(50 \times 10^6)(1.01 \times 10^{-13})} = \frac{1.25 \times 10^{30}}{505}$$

$$= 2.47 \times 10^{27} \text{ sec}$$

$$= \underline{7.84 \times 10^{19} \text{ yrs}}$$

if we remove the logic delay

MTBF increases to $4.091 \times 10^{49} \text{ s}^{-1}$ or 1.29×10^{42} years!;
 30 orders of magnitude improvement. Thus keep
delay between synchronizer f/f + state machines small.

if we increase clock to 200MHz ... (keep 4ns delay)

$$MTBF = \frac{e^{(.5 \times 10^{-9} * 1.268 \times 10^{10})}}{(200 \times 10^6)(50 \times 10^6)(1.01 \times 10^{-13})} = \frac{566.7}{1010} = \underline{0.5 \text{ sec!}}$$

remove the 4ns tpd....

$$MTBF = \frac{e^{(4.5 \times 10^{-9} * 1.268 \times 10^{10})}}{(200 \times 10^6)(50 \times 10^6)(1.01 \times 10^{-13})} = \frac{3.42 \times 10^{27}}{1010} = 1.07 \times 10^{17} \text{ yrs}$$

Using the MTBF equation, what can we do to improve MTBF?

-Fc: use the slowest reasonable clock to synchronize the data.

Divide the synchronizing clock down before sampling the input signal if you can tolerate the delay.

-Fd: synchronize the data at a point where it is changing slowly

Synchronize on bigger chunks of data. For a serial data stream, synchronize on bytes instead of bits.

-T and T_o are usually fixed by technology choice. If a choice exists however, use the fastest flip-flops possible or those with the smallest sum of ($t_{su}+t_h$).

-Note that T and T_o are averages taken from very limited samples of parts. These parameters are very sensitive to variations in temperature, voltage, and process.


-t: To allow for the greatest time for meta states to resolve, minimize or eliminate any delay between the synchronizing flip-flop and the next flip-flop.

Tsu and Th for several digital families


Table 1:

Logic Family / Technology	t_{su}	t_h
ALS74	15	10
HC74	20	0
S74	3	2
AC74	4	0.5
1um CMOS	1	0.2
0.5um COMS	0.3	0
0.18 CMOS	0.1	0

Xilinx Vertex 2 MTBF Data




XC2VP4 Metastable Recovery
 ~300 MHz Clock, 50 MHz Data



Metastable Progress
 2002 vs 1996
 ~100 MHz Clock, 1 MHz Data

A solution to the problem, the synchronizer


-Asynchronous data is first clocked by a synchronizer flip-flop prior to being applied to internal synchronous logic.



-The intent is that the synchronizer flip-flop will be able to resolve any metastability at its Q output with enough time left so that the logic cloud delay and tsu will be met at the state machine.

-This solution is perfectly suitable for logic that is fast relative to the clock period. Analysis is necessary however.

-A much better solution is the "dual rank" synchronizer that uses two flip-flops. The probability that both flip-flops will undergo metastability is greatly reduced.



MTBF of Dual-Rank Synchronizer

CALCULATING MTBF FOR A 2-STAGE SYNCHRONIZER

It is difficult to give a formula for the MTBF of a 2-stage synchronizer (Fig A). The failure whose frequency is being calculated is the failure of the second-stage flip-flop to resolve by time t' . The clock frequency at the synchronizer flip-flops (f_c) and the data-input transition frequency (f_d) are known. The difficulty is in determining f_{d2} , the number of data-input transitions expected/unit of time for the second flip-flop.

One possible assumption is to let f_{d2} be the probability that the first flip-flop has not settled by one setup time before the clock of the second flip-flop. ($1/f_c - T_{su2}$). Then, the following equation (Ref 4) shows the MTBF for the synchronizer, assuming both have the same metastability parameters:

$$MTBF = \frac{1}{f_{d2} \times f_c \times T_0} \times e^{\frac{t'}{\tau}}$$

By assumption, $1/f_{d2} = MTBF_1$ of the first synchronizer ($MTBF_1$).

$$MTBF_1 = \frac{1}{f_{d1} \times f_c \times T_0} \times e^{\frac{1}{f_c} - \frac{T_{su2}}{\tau}}$$

Therefore,

$$MTBF = \frac{1}{f_d \times f_c^2 \times T_0^2} \times e^{\frac{t' \left(\frac{1}{f_c} - T_{su2} \right)}{\tau}}$$

Because the f_d term appears only once, this is not the square of $MTBF_1$, as is sometimes claimed.

Setting $f_{d2} = 1/MTBF_1$ assumes that one uniformly distributed asynchronous data transition occurs each time the first stage goes metastable. One could

argue that this assumption doesn't necessarily hold. The apparent f_{d2} depends on the first flip-flop's metastable behavior. For example, oscillations and intermediate voltage levels from the first flip-flop would be more likely to cause setup violations on the second one, producing a larger apparent f_{d2} that would runt pulses and delayed transitions. Nevertheless, errors in f_{d2} are insignificant compared with uncertainties in the exponential term.




Fig A—Calculating the MTBF of a 2-stage synchronizer requires an estimate of f_{d2} .

Conclusion

- Metastability is a fundamental problem
- It occurs in many places
- It cannot be solved, there is no perfect solution
- We cannot guarantee correct operation when clock and data have arbitrary phase relationships.
- All asynchronous interfaces will fail someday if left running

Metastability is "special" because

- it defies most conceptual and computational tools we use
- simulators do not handle it at all
- it defies measurements, only statistical data can be gathered
- it causes failures in hardware and software that are "perfect"
- it causes failures that often leave no "smoking gun"
- it is very difficult to test for in any conventional sense
- it involves time and voltage magnitudes far beyond our usual experience

Guidelines

- Be careful! Carefully figure MTBF.
- Watch out where multiple identical parts have asynchronous interfaces.
- Minimize the number of asynchronous interfaces
- Synchronize with slowest clock and data
- Immediately synchronize async inputs
- Asynchronous inputs only go to one flip-flop, the synchronizer flip-flop
- Use fastest available technology/cells.