

Artificial Intelligence in Semiconductor Manufacturing: A Literature Review

Matthew S. Jones¹ and Houssam Abbas²

Abstract— This literature review examines the use of artificial intelligence (AI) in semiconductor manufacturing. Key findings indicate an opportunity to leverage AI models, particularly neural networks, to improve scheduling and equipment setup, fault detection and yield prediction, and virtual metrology (VM). Opportunities include optimizing production paths to maximize throughput given equipment setup and maintenance schedules, gaining efficiency through more-accurate fault detection and yield prediction methods, and expanding the use of VM to reduce reliance on more-expensive conventional metrology. Furthermore, as AI compute capacity and speed increase, the breadth and depth of value that AI can add to semiconductor manufacturing also increase.

I. INTRODUCTION

Award-winning science fiction writer Sir Arthur C. Clarke once quipped, “Any sufficiently advanced technology is indistinguishable from magic.” [Cla68] Nowhere in modern life is this more true than in semiconductor manufacturing. Combining sand and metal with chemicals to make a functioning integrated circuit containing billions of transistors is the most complicated manufacturing process in the history of mankind. The challenges that must be overcome to do this profitably at scale are as broad as they are technical. Newly cut wafers are polished, materials are added, microscopic patterns are created, different materials are added according to the pattern, the wafer is cleaned, then the cycle repeats on the same tools but with different materials and patterns (known as “re-entry”) until processing is complete. The die are then cut and packaged.

An advanced semiconductor manufacturing process can include 1,000 or more steps across a dozen or more machines that can take weeks to complete (See Fig. 1). Ensuring products are completed according to their committed timeline requires precise equipment scheduling, maintenance, and setup procedures; detecting issues early is critical to minimizing wasted time and materials; and accurately predicting yield is crucial for ensuring the correct product quantities without over producing.

This paper covers the latest AI-related research papers in semiconductor manufacturing and groups them into three main categories: scheduling and equipment setup, fault detection and yield prediction, and virtual metrology. Each group has its own problem statement and summary of the papers reviewed.

¹Matthew S. Jones is a Ph.D. student at Oregon State University and a Data Scientist at Intel Corporation: www.mattjones.ai.

²Dr. Houssam Abbas is an Assistant Professor in the Department of Electrical Engineering and Computer Science at Oregon State University: www.houssamabbas.com.

A. Why This Review?

Two papers that review the use of AI in semiconductor manufacturing are among those selected for this one. In 2022, the Proceeds of the Winter Simulation Conference published a panel discussion titled “Production-level artificial intelligence applications in semiconductor manufacturing” which provides the latest (at the time) research and opinions of five experts across the industry [Chi+22]. In 2024, the International Conference on Information and Communication Technology Convergence published a paper titled “Bibliometric Study of Artificial Intelligence and Semiconductor Manufacturing Industry” which provides insight into, and trends around, where and how new research was being published [wLP24]. This paper will differ from both of those in that its goal is to summarize the current research across the entire field, and to provide insight into its establishment as a foundation for the future.

Semiconductor manufacturing has always been on the bleeding edge of technological advancement, so it has always been ripe for improvement by artificial intelligence. However, only recently has the compute power available to models been sufficient to run in the factory in real-time, providing opportunities not only for different research, but also for the current research to expand in scope. This makes 2025 the perfect year for another literature review of AI in semiconductor manufacturing.

B. Paper Organization

This paper is organized as follows: Section II describes the review parameters used for the search. Sections III, IV, and V describe the problem statement and the AI-related research for each of those main categories. Section VI concludes the paper by summarizing the key take-aways and proposing future research topics to further the use of AI in semiconductor manufacturing.

II. SEARCH PARAMETERS & RESULTS

Three databases were searched for papers: CASE Proceedings from 2019 through 2023, IEEEExplore, and the ACM Digital Library (ACM-DL). The CASE Proceedings contained 1497 papers, 96 of which were reviewed based on title, 53 were read based on abstract, and seven of those were included in this review. The search parameters for IEEEExplore required “Semiconductor” and “Manufacturing,” “Fab,” or “Foundry” in the paper title, and “Artificial Intelligence” or “AI” - *the spaces are intentional to avoid including those consecutive letters within words* - anywhere in the metadata. This search resulted in 61 papers, 11 of




Fig. 1. Chip Fabrication Steps [Ger13]

which were included in this review after filtering by title and abstract. The search parameters for the ACM-DL required “Semiconductor” and “Manufacturing,” “Fab,” or “Foundry” in the paper title, “Artificial Intelligence” or “AI” anywhere in the metadata, and a publication date in the past five years (2019 through 2024). This search of ACM Full-Text Collection (774,356 records) resulted in 25 papers, seven of which were included in this review after filtering by title and abstract. Note: A date-based restriction was NOT used in the IEEEExplore search, which led to the inclusion of an older, but still relevant paper, [Su+04]. The search data are summarized in Table I.

Database	Results	Included
CASE Proceedings	1497	7
IEEEExplore	61	11
ACM Digital Library	25	7

TABLE I
SEARCH RESULTS

The criteria for which papers were included and which were omitted were straightforward: Was the paper really about AI in semiconductor manufacturing, or did it just refer to it somewhere leading to a false positive? For example, one paper titled “Smart quality control powered by machine learning algorithms” [Bon+21] was included in the search results and is about using AI in manufacturing, but what’s being manufactured is bearings, not semiconductors. The 25 papers included in this review are the ones most clearly rel-

evant to using AI to improve *semiconductor* manufacturing.

Many of the papers included in this review have co-authors from the semiconductor industry. This led to more realistic data being used in the research, since it could be taken from actual semiconductor factories, but it also led to some obfuscations. In some cases, a specific tool / machine in the factory was the target of the research, but it is not specified in the paper. When tool details were included in the paper, they were included in the paper summary. Similarly, the model type is stated more generically in some papers than in others. When model specificity is included in the paper, it is included in the summary.

III. SCHEDULING & EQUIPMENT SETUP

A. Problem Statement

Failure to efficiently schedule lots’ movement through the manufacturing line can lead to poor machine utilization [Kov+23], equipment contamination and increased scrap [Cho+21], and lower overall factory yield. While the precise impact of poor scheduling and equipment setup timing cannot be quantified meaningfully because of the extreme variation between individual factories and product mixes, suffice it to say that any improvement is valuable.

Silicon wafers are processed in “lots” and a typical lot contains 25 wafers. The largest wafers are 300mm (~18”) in diameter and can contain hundreds of individual integrated circuit chips. The chips on a wafer, and the wafers in a lot, are supposed to be identical. However, setup and processing times for the different machines vary greatly, and

some sequential steps have a minimum and/or maximum lag times between them that must be met to ensure quality [Kon+23]. These factors, along with machine down time due to maintenance, make scheduling a complex process.

B. AI-Related Research

While there doesn't seem to be a single model that is dominant, neural networks of various flavors are the most common model used to schedule lots through the factory, inform equipment maintenance decisions, and validate the setup parameters. Here are summaries of the papers addressing scheduling and/or equipment setup:

- An extended finite state machine (FSM) was used to simulate the movement of wafers through the equipment front end module (EFEM) using the average utilization of the bottleneck chamber as the performance index [CT20]. Deadlock was shown to be eliminated and utilization was improved in random simulations.
- Statistical process control was used to guide process parameter settings (which must be updated before each new lot is processed) using data from a semiconductor foundry [T E+19]. The predicted variance was within 2% of the actual variance.
- A graph representation model was successfully used to differentiate between fab states in a low-dimensional space and aid in process flows, material transfer, equipment setup and maintenance by using training data representing 1,000 fab states [Sch+23].
- A customizable reinforcement learning (RL) agent was coded in Python and modeled the factory as a Markov Decision Process (MDP) to simulate three wafer priority classes (normal, urgent, and super-urgent) [Kov+23]. It failed to outperform a standard scheduling process on the SMT2020 dataset.
- A neural network model was used to improve the throughput efficiency of a photo-lithography machine by ensuring that the setup state requirements were considered during the prioritization of wafer lots [Lee+22]. It showed a 32% improvement in validation MSE using simplified factory model for validation.
- A deep-learning neural network (DLNN) was proposed to predict cycle time, equipment utilization, and output quantity given historical data such as wafer quantity, urgency, cycle time, and machine performance; but was not implemented [PD22].
- A long short-term memory (LSTM) neural network accurately predicted (RMSE = 1.10) the chemical concentration in equipment at numerous points in the factory using information from production lines, equipment, and chemical tanks, which can be used to inform scheduling and equipment maintenance decisions [Cho+21].
- A neural network was used to detect unsuccessful ion beam tuning, which is necessary for every setup, using equipment log files. It showed a 65% detection success rate [Lab+22].

- A random tree forest model with optimized factory was used to determine the path with the highest yield given data on supposedly identical machines in the same factory line, and led to an maximum R-square value of 0.719 [Sti+21].

IV. FAULT DETECTION & YIELD PREDICTION

A. Problem Statement

Yield in the context of semiconductor fabs is usually “die yield,” which is the percentage of “good” die per wafer. This does not tell the whole story. Yield is also a function of time. A factory that produces 100,000 good chips per day has a higher yield as a function of time than one that produces only 80,000, even if the die yield of the former factory is much lower.

Factories aspire to have a high yield under both calculations, but the methods to achieve them will differ. A high die yield is a function of the precision of the process flows, while a high production yield is a function of throughput, which is impacted by equipment management and maintenance [K S+24]. By effectively predicting yield, a factory is able to reduce cost by removing low-yield wafers from the line before more expenses are incurred.

B. AI-Related Research

The research on yield prediction, though sparse, is still about improving yield. Long short-term memory networks seem to be effective, though the models still require more validation, particularly for overall wafer yield. Here are summaries of the papers addressing fault detection and/or yield prediction:

- A One-Class Support Vector Machine engine was used to detect out-of-control (OOC) wafers using raw data of the in-line measurements [I R+21]. The engine successfully detected six strong OOC also detected by the Shewhart charts.
- A CNN was used to estimate parameters, including resistance, capacitance, and inductance from a simple, simulation-generated 150mm microstrip line to non-destructively detect and predict soft and hard failures [S K+21]. It achieved a mean deviation of 0.77% for hard failure localization.
- A Copula network deconvolution (CND) was used to construct accurate joint distribution using the Copula function method using data from a 28nm fab line in Shanghai to accurately measuring the complex non-linear relationship between parameters and determine the root-cause of yield loss [H -+23].
- A CNN was used to analyze sensor data (collected every second for a recipe lasting 150 seconds) from equipment, including gas flows, pressures, temperatures, and capacitances, and determined whether variables are off-standard with an FI-score of 95% [P T+21].
- An LSTM neural network was proposed to predict whether a production lot is likely to contain certain anomalies, which would lead to early defect detection

and waste reduction, and could guide maintenance and production scheduling; validation is pending [K S+24].

- A depth-based isolation feature importance model was used on real-world semiconductor manufacturing data to sort the features by importance (necessary for root-cause analysis) and produced results comparable to domain experts [Car+21].
- A conjecture model was used to predict current lot quality based on its sensor data by training it on the same sensor data and the actual lot quality from a semiconductor factory in Taiwan [Su+04]. It achieved an MAPE values under 5%, which implies that the quality prognostics scheme is applicable.
- An LSTM feed-forward neural network was used to conduct virtual metrology on 3D vertical-NAND flash memory from South Korea and out-performed other regression models at predicting yield at wafer edges [KKK20].
- A Gaussian mixture model was used to select from other models (Lasso, Support Vector Machine, K-Nearest Neighbor, Random Forest Regressor, Ada Boost Regressor, and XGBoost Regressor) using three months of production line data to detect low yield problems between wafer fabrication and final test (FT) leading to a 27.2% FT yield improvement [JLR21].

V. VIRTUAL METROLOGY

A. Problem Statement

Metrology is the process of taking measurements at key points in the process to ensure that it stays in control. For example: a particle check that detects and maps the implanted particles after deposition, the thickness of the polished layer after the planar process, the height or depth of the new feature after etching, or the critical dimension after lithography [S D+23]. The purpose of metrology and fault detection is two-fold: First, to ensure that errors do not make it into the final product, and second, to help root-cause manufacturing issues and resolve them [I R+21].

Virtual metrology (VM) is predicting those measurements based on a *different set* of machine parameters and sensor data in the production equipment, as opposed to measuring them physically. Effective VM has the potential to lead to lower reliance on physical metrology, which could lead to higher-density wafers (more chips per wafer), greater layout optimization, and improved machine efficiency.

B. AI-Related Research

Convolutional neural networks (CNN) are a natural choice for virtual metrology as they are particularly well-suited for analyzing visual data, like those from image sensors. Here are summaries of the papers addressing virtual metrology:

- A CNN with a spatial pyramid pooling layer on top of the last convolutional layer was used to improve VM models of multi-chamber production processes using data from other processes leading to training convergence compared to a baseline model [R C+21].

- A Double U-Net Deep Neural Network was used to remove noise and improve contrast in critical dimension scanning electron microscope images taken in a cleanroom at Cornell, and showed results comparable to a commercial system [S D+23].
- The process partial least squares method modeled the process flow and variable relationships, used equipment data from seven STMicroelectronics machines (readings from 151 sensors and over 2,000 wafers), to show correlation between machine data for effective VM [Kol+24].
- A CNN was used to predict overlay in photolithography using 18 input variables from 2000 wafers and providing 7 overlay output variables for effective VM [TTL22]. With joint modeling, the average MASE was lower by 1.03.

VI. CONCLUSION

In this paper, we summarized the current AI-related research as it applies to semiconductor manufacturing through a literature review of papers found through targeted searches in recent CASE Proceedings, IEEEExplore, and the ACM-DL. The 25 papers were mostly published in simulation-related journals, such as CASE and the Proceedings of the Winter Simulation Conference. The latest Machine Learning-focused conferences, NeurIPS and ICML, did *not* include research on semiconductor manufacturing. Table II shows the AI Type, Results, and Validation Data or Method for each paper that provided it. Ref. refers to the reference number and the rows are color-coded by section.

A. Key Takeaways

Key findings indicate current opportunities to leverage AI models, particularly neural networks, to improve scheduling and equipment setup, fault detection and yield prediction, and virtual metrology. Considering that one-third of the papers focus on scheduling and equipment setup, there is an obvious need to improve throughput prediction for (presumably, foundry) customers. This would not necessarily be as critical a concern for integrated device manufacturers, who design and manufacture their own chips. Furthermore, the emphasis on fault detection and yield prediction indicate a desire to scrap bad wafers as early in the process flow as possible, which is also consistent with the foundry model of providing wafer, not chips.

The predominantly home-grown models described in these paper were typically trained using actual data from factory sensors, which is the result of industry involvement in the research, particularly in Europe and Asia. As the models improve and are able to identify which data are relevant, a significant benefit will be to stop collecting unnecessary data, which increases costs and reduces efficiency without providing any practical advantage. This will require a significant mind-shift since the “more is better” attitude is generally held within factory environments, especially with respect to data collection.

Ref.	Sec.	AI Type	Results	Validation Data or Method
[Cho+21]	III	LSTM Neural Network	RMSE of 1.10	Factory equipment data
[Kov+23]	III	Customizable Reinforcement Learning Agent	Failed to outperform standard process	SMT2020 dataset
[Sti+21]	III	Random Tree Forest Model	R-square of 0.719	Optimized wafer data
[Sch+23]	III	Graph Representation Model	Successful differentiation	Fab state training data
[CT20]	III	Neural Network	No deadlock, improved utilization	Random simulation
[T E+19]	III	Statistical Process Control	Variance prediction within 2%	Semiconductor foundry data
[Lab+22]	III	Neural Network	65% detection success rate	Equipment log files
[Lee+22]	III	Neural Network	32% improvement in validation MSE	Simplified factory model
[I R+21]	IV	One-Class Support Vector Machine Engine	6 successful predictions	Compared to Shewhart charts
[S K+21]	IV	Convolutional Neural Network	Mean deviation of 0.77%	Simulation-generated 150mm microstrip
[H -+23]	IV	Copula Network Deconvolution	Measured relationship between parameters	28nm fab line data
[P T+21]	IV	Convolutional Neural Network	95% FI-score	Equipment sensor data
[Car+21]	IV	Depth-Based Isolation Feature Importance Model	Results comparable to domain experts	Fab manufacturing data
[Su+04]	IV	Conjecture Model	MAPE Values under 5%	Factory data
[KKK20]	IV	LSTM Neural Network	Out-performed other models	Actual fab data
[JLR21]	IV	Gaussian Mixture Model	27.2% FT yield improvement	Production line data
[R C+21]	V	Convolutional Neural Network	Training convergence to baseline	Data from other processes
[S D+23]	V	Double U-Net Deep Neural Network	Comparable to a commercial system	Cleanroom data
[Kol+24]	V	Process Partial Least Squares	Correlation between machine data	STMicroelectronics machine data
[TTL22]	V	Convolutional Neural Network	1.03 lower MASE	Wafer data

TABLE II
SUMMARY OF AI TYPES, RESULTS, AND METHODS

B. Key Challenges

Key challenges include the availability (volume, timing, and access) of training data, computational resource requirements (running the models in real-time), model maintenance strategies, and acceptance criteria. Obviously, semiconductor fabs produce and collect a lot of data that can be used to train AI models, but those data aren't available until *after* the wafers are processed in the factory. By the time there are enough data to effectively train the models, the factory may be in full production and already have effective methods of achieving the same ends. This is particularly true for CNNs, which require a lot of training data to avoid overfitting. Changing to an AI-based solution could introduce significant risk to yield and quality without necessarily improving the results to either.

Computational resources also pose a challenge in that constantly running (in real-time) the models with input data from the tools would require a lot of additional resources, especially power. There would also need to be strategies for maintaining the models, which would need to be balanced between training the models on the latest data and the resources (especially human) needed to properly conduct the training.

Perhaps most importantly, though, would be acceptance criteria for what is "good enough" for use in a modern semiconductor factory. The engineers and technicians can have years of experience working with an individual tool, and with that experience comes a deep understanding of the quirks and eccentricities of what makes it produce. No two tools are identical, even if their manufacturer intended

them to be, and no two manufacturing lines are identical, regardless of any "copy exactly" policies the company may have. It remains to be seen whether an AI can match the intuitive intelligence of a skilled worker consistently enough to be worth the investment in personnel and equipment and risk to yield and customer satisfaction.

C. Future Research

Further research is needed to create models that "close the loop" from analysis and prediction to system and process control. For example, detecting that the ion beam tuning was unsuccessful can be the first step of re-tuning it in real-time. The current state-of-the-art does not include such closed-loop control, likely due to the challenges listed above. Soon, compute power is unlikely to be the bottleneck and more-robust AI agents, which will come from a stronger emphasis on virtual metrology, could be empowered to make real-time changes to input and control parameters, leading to potential improvement in all areas of semiconductor manufacturing.

However, the data and acceptance criteria challenges will remain. Further research into transfer learning could determine whether data collected from one process could be useful in training models intended for another. This could also address some of the acceptance criteria challenges as the output of models effectively trained earlier in production cycle of a process could be more easily compared to the output of trained engineers and technicians. As these converge, the models would be viewed as more capable and trustworthy, both of which will need to go hand-in-hand if artificial intelligence is to play a large role in the future of semiconductor manufacturing.

REFERENCES

- [Cla68] Arthur C. Clarke. *Arthur C. Clarke Quote*. 1968. URL: <https://www.azquotes.com/quote/57374>. (Accessed: 3.15.2025).
- [Su+04] Yu-Chuan Su et al. "A quality prognostics scheme for semiconductor and TFT-LCD manufacturing processes". In: *30th Annual Conference of IEEE Industrial Electronics Society, 2004. IECON 2004*. Vol. 2. Nov. 2004, 1972–1977 Vol. 2. DOI: 10.1109/IECON.2004.1431887.
- [Ger13] Paul von Gerven. *Stages of Semiconductor Production*. 2013. URL: http://eitc.org/research-opportunities/new-materials-technology-and-applications/emerging-semiconductor-and-electronics-technologies/copy_of_stages-of-semiconductor-production/stages-of-semiconductor-production. (Accessed: 3.15.2025).
- [T E+19] T. E. Korabi et al. "Monitoring of a sampled process data under Run-to-Run control: application to a semiconductor process". In: *2019 IEEE 15th International Conference on Automation Science and Engineering (CASE)*. Journal Abbreviation: 2019 IEEE 15th International Conference on Automation Science and Engineering (CASE). Aug. 2019, pp. 930–935. ISBN: 978-1-7281-0356-3. DOI: 10.1109/COASE.2019.8843229.
- [CT20] C. Hong and T. -E. Lee. "Modeling, Simulation and Supervisory Control of Semiconductor Manufacturing Cluster Tools with an Equipment Front-End Module". In: *2020 IEEE 16th International Conference on Automation Science and Engineering (CASE)*. Journal Abbreviation: 2020 IEEE 16th International Conference on Automation Science and Engineering (CASE). Aug. 2020, pp. 703–709. ISBN: 978-1-7281-6904-0. DOI: 10.1109/CASE48305.2020.9216790.
- [KKK20] Dasol Kim, Mintae Kim, and Wooju Kim. "Wafer Edge Yield Prediction Using a Combined Long Short-Term Memory and Feed-Forward Neural Network Model for Semiconductor Manufacturing". In: *IEEE Access* 8 (2020), pp. 215125–215132. ISSN: 2169-3536. DOI: 10.1109/ACCESS.2020.3040426.
- [Bon+21] Niko Bonomi et al. "Smart quality control powered by machine learning algorithms". In: *2021 IEEE 17th International Conference on Automation Science and Engineering (CASE)*. 2021, pp. 764–770. DOI: 10.1109/CASE49439.2021.9551421.
- [Car+21] Mattia Carletti et al. "Interpretable anomaly detection for knowledge discovery in semiconductor manufacturing". In: *Proceedings of the Winter Simulation Conference. WSC '20*. Place: Orlando, Florida. IEEE Press, 2021, pp. 1875–1885. ISBN: 978-1-7281-9499-8. URL: <https://ieeexplore.ieee.org/abstract/document/9384026>.
- [Cho+21] Hyung-Min Cho et al. "A Chemical Monitoring and Prediction System in Semiconductor Manufacturing Process Using Bigdata and AI Techniques". In: *2021 International Conference on Artificial Intelligence in Information and Communication (ICAIIIC)*. Apr. 2021, pp. 488–491. DOI: 10.1109/ICAIIIC51459.2021.9415241.
- [I R+21] I. Rabhi et al. "Out-Of-Control Detection In Semiconductor Manufacturing using One-Class Support Vector Machines". In: *2021 IEEE 17th International Conference on Automation Science and Engineering (CASE)*. Journal Abbreviation: 2021 IEEE 17th International Conference on Automation Science and Engineering (CASE). Aug. 2021, pp. 1628–1633. ISBN: 978-1-6654-1873-7. DOI: 10.1109/CASE49439.2021.9551477.
- [JLR21] Dan Jiang, Weihua Lin, and Nagarajan Raghavan. "A Gaussian Mixture Model Clustering Ensemble Regressor for Semiconductor Manufacturing Final Test Yield Prediction". In: *IEEE Access* 9 (2021), pp. 22253–22263. ISSN: 2169-3536. DOI: 10.1109/ACCESS.2021.3055433.
- [P T+21] P. Tchatchoua et al. "A Comparative Evaluation of Deep Learning Anomaly Detection Techniques on Semiconductor Multivariate Time Series Data". In: *2021 IEEE 17th International Conference on Automation Science and Engineering (CASE)*. Journal Abbreviation: 2021 IEEE 17th International Conference on Automation Science and Engineering (CASE). Aug. 2021, pp. 1613–1620. ISBN: 978-1-6654-1873-7. DOI: 10.1109/CASE49439.2021.9551541.
- [R C+21] R. Clain et al. "Virtual metrology for semiconductor manufacturing: Focus on transfer learning". In: *2021 IEEE 17th International Conference on Automation Science and Engineering (CASE)*. Journal Abbreviation: 2021 IEEE 17th International Conference on Automation Science and Engineering (CASE). Aug. 2021, pp. 1621–1626. ISBN: 978-1-6654-1873-7. DOI: 10.1109/CASE49439.2021.9551567.
- [S K+21] S. Kamm et al. "A Hybrid Modelling Approach for Parameter Estimation of Analytical Reflection Models in the Failure Analysis Process of Semiconductors". In: *2021 IEEE 17th International Conference on Automation Science and Engineering (CASE)*. Journal Abbreviation: 2021 IEEE 17th International Conference on

- Automation Science and Engineering (CASE). Aug. 2021, pp. 417–422. ISBN: 978-1-6654-1873-7. DOI: 10.1109/CASE49439.2021.9551454.
- [Sti+21] Peter Stich et al. “Branch selection and data optimization for selecting machines for processes in semiconductor manufacturing using AI-based predictions”. In: *2021 IEEE International Conference on Electro Information Technology (EIT)*. ISSN: 2154-0373. May 2021, pp. 1–6. DOI: 10.1109/EIT51626.2021.9491836.
- [Chi+22] Chen-Fu Chien et al. “Production-level artificial intelligence applications in semiconductor manufacturing”. In: *Proceedings of the Winter Simulation Conference. WSC '21*. Place: Phoenix, Arizona. IEEE Press, 2022.
- [Lab+22] Andreas Laber et al. “Predicting Ion Beam Tuning Success in Semiconductor Manufacturing”. In: *2022 14th International Conference on Advanced Semiconductor Devices and Microsystems (ASDAM)*. ISSN: 2474-9737. Oct. 2022, pp. 1–4. DOI: 10.1109/ASDAM55965.2022.9966756.
- [Lee+22] Je-Hun Lee et al. “Machine learning-based periodic setup changes for semiconductor manufacturing machines”. In: *Proceedings of the Winter Simulation Conference. WSC '21*. Place: Phoenix, Arizona. IEEE Press, 2022.
- [PD22] Mervyn Sit Kah Pheng and Leo Gertrude David. “Artificial Intelligence in Back-End Semiconductor Manufacturing: A Case Study”. In: *2022 IEEE International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE)*. Apr. 2022, pp. 1–4. DOI: 10.1109/ICDCECE53908.2022.9792976.
- [TTL22] Tze Chiang Tin, Saw Chin Tan, and Ching Kwang Lee. “Virtual Metrology in Semiconductor Fabrication Foundry Using Deep Learning Neural Networks”. In: *IEEE Access* 10 (2022), pp. 81960–81973. ISSN: 2169-3536. DOI: 10.1109/ACCESS.2022.3193783.
- [H +23] H. -W. Xu et al. “A Framework of Direct Correlation Identification for Wafer Fault Detection”. In: *2023 IEEE 19th International Conference on Automation Science and Engineering (CASE)*. Journal Abbreviation: 2023 IEEE 19th International Conference on Automation Science and Engineering (CASE). Aug. 2023, pp. 1–6. ISBN: 979-8-3503-2069-5. DOI: 10.1109/CASE56687.2023.10260446.
- [Kon+23] Ioannis Konstantelos et al. “Fab-Wide Scheduling of Semiconductor Plants: A Large-Scale Industrial Deployment Case Study”. In: *Proceedings of the Winter Simulation Conference. WSC '22*. Place: Singapore, Singapore. IEEE Press, 2023, pp. 3297–3308. URL: <https://ieeexplore.ieee.org/document/10015364>.
- [Kov+23] Benjamin Kovács et al. “A Customizable Reinforcement Learning Environment for Semiconductor Fab Simulation”. In: *Proceedings of the Winter Simulation Conference. WSC '22*. Place: Singapore, Singapore. IEEE Press, 2023, pp. 2663–2674.
- [S D+23] S. Ding et al. “Double U-Net based Virtual Metrology on Plasma-Etch CD-SEM Images : AM: Advanced Metrology”. In: *2023 34th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)*. Journal Abbreviation: 2023 34th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC). May 2023, pp. 1–5. ISBN: 2376-6697. DOI: 10.1109/ASMC57536.2023.10121128.
- [Sch+23] Benedikt Schulz et al. “Graph Representation and Embedding for Semiconductor Manufacturing Fab States”. In: *Proceedings of the Winter Simulation Conference. WSC '22*. Place: Singapore, Singapore. IEEE Press, 2023, pp. 3382–3393. URL: <https://ieeexplore.ieee.org/document/10015297>.
- [K S+24] K. S. S. Alamin et al. “An AI-Enabled Framework for Smart Semiconductor Manufacturing”. In: *2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)*. Journal Abbreviation: 2024 Design, Automation & Test in Europe Conference & Exhibition (DATE). Mar. 2024, pp. 1–6. ISBN: 1558-1101. DOI: 10.23919/DATE58400.2024.10546768.
- [Kol+24] Geert van Kollenburg et al. “Modeling Multivariate Relations in Multiblock Semiconductor Manufacturing Data Using Process Pls to Enhance Process Understanding”. In: *Proceedings of the Winter Simulation Conference. WSC '23*. Place: San Antonio, Texas, USA. IEEE Press, 2024, pp. 2333–2344. ISBN: 979-8-3503-6966-3. URL: <https://ieeexplore.ieee.org/document/10408180>.
- [wLP24] Koohee K won, Minyoung Lee, and Eunil Park. “Bibliometric Study of Artificial Intelligence and Semiconductor Manufacturing Industry”. In: *2024 15th International Conference on Information and Communication Technology Convergence (ICTC)*. ISSN: 2162-1241. Oct. 2024, pp. 1977–1981. DOI: 10.1109/ICTC62082.2024.10827173.