CMOS Integrated Circuits II Project

Nicholas Kim

March 2023

Contents

1	Project Overview	2			
2	Schematics	3			
3	3 Simulation Results				
	3.1 Differential Loop	5			
	3.2 CMFB Loop	7			
	3.3 DC & Output Swing	9			
4	Layout	13			

4 Layout

1 Project Overview

The objective is to design and layout a fully-differential operational amplifier in the 0.18um process with the following specifications:

- Power supply: $V_{DD} = 1.8V, 1.7V, 1.9V (TT, SS, FF)$
- Load at each output: $C_{load} = 2pF$ (to be affected by TT, SS, FF)
- Loop gain: > 70 dB
- Loop UGBW: > 90 MHz
- Loop phase margin: > 60deg
- CMFB phase margin: > 60deg
- CM accuracy (with no differential signal): $< \pm 0.05$ V
- Output swing (70% linear of either +/- node): > 1.2V peak-to-peak differential
- Power consumption (including bias): < 8 mW

LVS: Passed DRC: Passed

Name	Spec	Slow	Typical	Fast
Power supply $[V]$	VDD	1.7	1.8	1.9
Reference CM $[V]$	VCM	0.9	0.9	0.9
Reference current [uA]	IREF	40	40	40
Temperature [C]	-	85	27	-40
Loop gain [dB]	> 70	78.2	75.8	75.2
Loop UGBW [MHz]	> 90	101.9	136.4	199.1
Loop PM [deg]	> 60	66.9	65.1	61.8
CMFB PM [Deg]	> 60	62.1	63.2	62.4
CM accuracy [mV]	$<\pm50$	-23	13	42
Output swing [V _{pk-pk}]	> 1.2	2.24	2.38	2.55
Power [mW]	< 8	4.47	4.85	5.30

Table 1: Specifications and Results

2 Schematics



Figure 1: Amplifier Schematic



Figure 2: CMFB and Bias Schematic



Figure 3: Op-Amp Symbol

3 Simulation Results

3.1 Differential Loop



Figure 4: Differential Loop Testbench (1 of 2)



Figure 5: Differential Loop Testbench (2 of 2)



Figure 6: Differential Loop Gain and Phase



Figure 7: Differential Loop Phase Margin



Figure 8: CMFB Loop Testbench

Fri Mar 15 17:39:37 2024 1







Figure 10: CMFB Phase Margin

3.3 DC & Output Swing



Figure 11: DC & Output Swing Testbench

Fri Mar 15 18:31:39 2024 1



Figure 12: SS Output Swing & CM Accuracy



Figure 13: SS Power Consumption

Fri Mar 15 18:38:21 2024 1



Figure 14: TT Output Swing & CM Accuracy



Figure 15: TT Power Consumption

Fri Mar 15 18:43:00 2024 1



Figure 16: FF Output Swing & CM Accuracy



Figure 17: FF Power Consumption

4 Layout



Figure 18: Layout



Figure 19: DRC Result

	Calibre - RVE v2022.2_38.20 : svdb revised_opamp	×	
Eile ⊻iew Highlight Tools	Window Setup Help		
📁 🖌 🔍 🐘	* 📡 🏡 🚼 * Search - ▼ ∢ →		
+Navigator d* ×	Comparison Results ×	out Suite XL Editing: Project_NicholasKim revis	ed_opamp layout ×
Results	Image: Construction of the second s	ity Options Tools Window Optimize Roorplan Pla	ce <u>Route</u> Cali <u>b</u> re <u>H</u> elp Cādence
Comparison Results	erevised_opamp_csrevised_opampccc, coserevised_opamp	🕴 🕕 📄 🕼 🖉 » 🛛 🏝 🦛 » 🕅 🤅	🔹 » Classic 🔽 🗟 Off 🔽
ERC		>> (P)Select:0 Sel(N):0 Sel(0):0 Sel(0):0 X	-29.340 Y 32.120 dX -272.610 »
ERC Results ERC Summary			
Reports			
Extraction Report	Cell revised_opamp Summary (Clean)		
Rules	CELL COMPARISON RESULTS (TOP LEVEL)		
Rules File			
() Info			
A Finder			
Setup		YDD	
Options	Warning: Amoiguity points were round and resolved arbitrarily.	Contraction of the second s	
	SOURCE CELL NAME: revised_opamp		
			E) an
			CHARGE CARDINER DOCKES
	Layout Source Component Type		
	Ports: 10 10		
riies		VSS	
19	USER NAME: kimnich		
21	CALIBRE VERSION: v2022.2_38.20 Thu Jun 2 16:14:33 PDT 2022		
23			
Run LVS 23	OVERALL COMPARISON RESULTS		
Show RVE 27			
29			
31	CORRECT		
33		••••••••••••••••••••••••••••••••••••••	
35	Warning: Ambiguity points were found and resolved arbitrarily.	an waa a ta	
37		Mt leHiDelete()	R: JxHiMousePopUp()
	Calibre Hun Completed Successfully	nesure are valu	Cmd:

Figure 20: LVS Result