

Storage Level Characteristics

	L1	L2	L3	Memory	Disk
Type of Storage	On-chip	On-chip	On-chip	Off-chip	Disk
Typical Size	100 KB	8 MB	32 MB	32 GB	Many GBs
Typical Access Time (ns)	.25	.50	10.8	50	5,000,000
Scaled Access Time	1 second	2 seconds	43 seconds	3.3 minutes	231 days
Managed by	Hardware	Hardware	Hardware	os	os

Adapted from: John Hennessy and David Patterson, Computer Architecture: A Quantitative Approach, Morgan-Kaufmann, 2007. (4th Edition)

Usually there are two L1 caches – one for Instructions and one for Data. You will often see this referred to in data sheets as: "L1 cache: 32KB + 32KB" or "I and D cache"


Oregon State
University
Computer Graphics

- March 14, 2024

5

5

7



Cache Hits and Misses


When the CPU asks for a value from memory, and that value is already in the cache, it can get it quickly. This is called a cache hit

When the CPU asks for a value from memory, and that value is not already in the cache, it will have to go off the chip to get it. This is called a cache miss


While cache might be multiple kilo- or megabytes, the bytes are transferred in much smaller quantities, each called a cache line. The size of a cache line is typically just 64 bytes.


Performance programming should strive to avoid as many cache misses as possible. That's why it is very helpful to know the cache structure of your CPU.


Orceon state
University
Computer Graphics





```
#define NUM 10000
float Array[NUM][NUM];
double MyTimer();
int
main( int argc, char *argv[])
{
    float sum = 0.;
    double start = MyTimer();
    for( int i = 0; i < NUM; i++)
    {
        sum += Array[i][j];  // access across a row
        }
    }
    double finish = MyTimer();
    double finish = MyTimer();
    double finish = start;
```


















Matrix Multiply Scalable Universal Matrix Multiply Algorithm (SUMMA) Entire A row * one element of B row Equivalent to computing one item in many separate dot products * Element (i,j) of C Row i of A Row k of B for(i = 0; i < SIZE; i++) for(k = 0; k < SIZE; k++) for(j = 0; j < SIZE; j++) A[i][k] B[k][j] C[i][j] Oregon State University Computer Graphics 18

An Example of Where Cache Coherence Really Matters:


18


17





| Performance vs. Number of Threads (MegaMultiplies / Sec) | Sec |


19














27 False Sharing – An Example Problem



27

A Simplified View of How MESI Works - Core A's State Diagram Start: Core A A confinites to read from its cache line Core B reads a value from this same area of reads a value memory into its cache - the two cores' cache into its cache lines now point to the same area of memory Core A writes a A: value into its cache, Δ. **Shared** line, invalidating **Exclusive** B's cache line Core A tries reading a value from its cache line Core B -- B's cache line Core A then writes a now has to be writes a value value into its into its cache line written back to cache line memory and A's cache line now has to be reloaded A: A: Invalid Modified Note: A's cache line being labeled Core B writes a value into its Invalid doesn't affect Core A at all cache line that is the same right now - not until Core A tries to Oregon State cache line as Core A is holding use that cache line the next time.





O 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


NUMPAD


Why do these curves look this way?


Mip - March 14, 2024


Telse Sharing – the Effect of Spreading Your Data to Multiple Cache Lines


NUMPAD = 1
















False Sharing – Fix #1

4
3.5
3
2.5
2
1.5
0
0
1
2
3
4
6
7
8
9
10
11
12
13
14
15

OregonState
University
Computer Graphics






39 False Sharing - Fix #1

> 3.5 3 2.5 2 1.5

Oregon State University Computer Graphics


0 1 2 3 4 5 6




False Sharing – the Effect of Spreading Your Data to Multiple Cache Lines NUMPAD = 8


39 40


8 9 10 11 12 13 14 15







False Sharing – the Effect of Spreading Your Data to Multiple Cache Lines NUMPAD = 10











False Sharing – the Effect of Spreading Your Data to Multiple Cache Lines NUMPAD = 13











malloc'ing on a cache line

53

What if you are malloc'ing, and want to be sure your data structure starts on a cache line boundary?

Knowing that cache lines start on fixed 64-byte boundaries lets you do this. Consider a memory address. The top N-6 bits tell you what cache line number this address is a part of. The bottom 6 bits tell you what offset that address has within that cache line. So, for example, on a 32-bit memory system:

Cache line number

Offset in that cache line

32 - 6 = 26 bits

6 bits: 0-63

For example **101010**_b = 42

So, if you see a memory address whose bottom 6 bits are 000000, then you know that that memory location begins on a cache line boundary.



njb - March 14, 20

