GPU 101



Oregon State University Mike Bailey


mjb@cs.oregonstate.edu



This work is licensed under a <u>Creative Commons</u> <u>Attribution-NonCommercial-NoDerivatives 4.0</u> <u>International License</u>



Oregon State University Computer Graphics



1

How Have You Been Able to Gain Access to GPU Power?

There have been three ways:


1. Write a graphics display program (≥ 1985)


- Write an application that looks like a graphics display program, but uses the fragment shader to do some per-node computation (≥ 2002)




 Write in OpenCL or CUDA, which looks like C++ (≥ 2006)


University Computer Graphics








Why do we care about GPU Programming? A History of GPU vs. CPU Performance



Why do we care about GPU Programming? A History of GPU vs. CPU Performance






NVIDIA

Oregon State University Computer Graphics 4

Or, in Al Inference Performance





Oregon State University Computer Graphics

NVIDIA

The "Core-Score". How can this be?






Why have GPUs Been Outpacing CPUs in Performance?

Due to the nature of graphics computations, GPU chips are customized to stream **regular data**. General CPU chips must be able to handle **irregular data**.

Another reason is that GPU chips do not need the significant amount of **cache** space that occupies much of the real estate on general-purpose CPU chips. The GPU die real estate can then be re-targeted to hold more cores and thus to produce more processing power.




Why have GPUs Been Outpacing CPUs in Performance?

Another reason is that general CPU chips contain on-chip logic to do **branch prediction** and **out-of-order execution**. This, too, takes up chip die space.

But CPU chips can handle more general-purpose computing tasks.


So, which is better, a CPU or a GPU?

It depends on what you are trying to do!






Originally, Parts of GPU Chips were very Task-specific



Today's GPU Devices are not Task-specific – They Can Be *Dynamically* Re-purposed for any GPU Function



mjb – March 21, 2025



Consider the architecture of the NVIDIA 4090


mjb – March 21, 2025

SFU

SFU

11

What is a "Core" in the GPU Sense?



Look closely, and you'll see that NVIDIA really calls these "CUDA Cores"


Look even more closely and you'll see that these CUDA Cores have no control logic – they are **pure compute units, i.e. ALUs**. (The surrounding SM has all the control logic.)

Other vendors refer to these as "Lanes". You can also think of them as 128-way SIMD.




12

NVIDIA's Ampere Chip



A Mechanical Equivalent...



University Computer Graphics

http://news.cision.com

Graphics Card	RTX 5090	RTX 4090	RTX 3090	RTX 2080 Ti
Architecture	GB202	AD102	GA102	TU102
Process Technology	TSMC 4N	TSMC 4N	Samsung 8N	TSMC 12FFN
Transistors (Billion)	92.2	76.3	28.3	18.6
Die size (mm^2)	750	608.4	628.4	754
SMs / CUs / Xe-Cores	170	128	82	68
GPU Shaders (ALUs)	21760	16384	10496	4352
Tensor / Al Cores	680	512	328	544
Ray Tracing Cores	170	128	82	68
Boost Clock (MHz)	2407	2520	1695	1545
VRAM Speed (Gbps)	28	21	19.5	14
VRAM (GB)	32	24	24	11
VRAM Bus Width	512	384	384	352
L2 / Infinity Cache	96	72	9	5.5
Render Output Units	176	176	112	88
Texture Mapping Units	680	512	328	272
TFLOPS FP32 (Boost)	104.8	82.6	35.6	13.4
TFLOPS FP16 (FP4/ FP8 TFLOPS)	838 (3352)	661 (1321)	285	108

Oregon State University Computer Graphics

Tom's Hardware

mjb – March 21, 2025

The Bottom Line is This

It is difficult to *directly* compare a CPU with a GPU. They are optimized to do different things.

So, let's use the information about the architecture as a way to consider what CPUs should be good at and what GPUs should be good at

<u>CPU</u>


General purpose programming Multi-core under user control Irregular data structures Irregular flow control

Data parallel programming Little user control Regular data structures Regular Flow Control

GPU

BTW, The general term in the OpenCL world for an SM is a **Compute Unit**. The general term in the OpenCL world for a CUDA Core is a **Processing Element**.

Compute Units and Processing Elements are Arranged in Grids



mjb - March 21, 2025

Thinking ahead to CUDA and OpenCL...

How can GPUs execute General C Code Efficiently?

- Ask them to do what they do best. Unless you have a very intense **Data Parallel** application, don't even *think* about using GPUs for computing.
- GPU programs expect you to not just have a few threads, but to have *thousands* of them!
- Each thread executes the same program (called the *kernel*), but operates on a different small piece of the overall data
- Thus, you have many, many threads, all waking up at about the same time, all executing the same kernel program, all expecting to work on a small piece of the overall problem.
- CUDA and OpenCL have built-in functions so that each thread can figure out which thread number it is, and thus can figure out what part of the overall job it's supposed to work on.
- When a set of threads gets blocked somehow (a memory access, waiting for information from another thread, etc.), the processor switches to executing another set of threads to work on.

University Computer Graphics 18

So, the Trick is to Break your Problem into Many, Many Small Pieces

Particle Systems are a great example.

- 1. Have one thread per *each particle*.
- 2. Put all of the initial parameters into an array in GPU memory.
- 3. Tell each thread what the current **Time** is.
- 4. Each thread then computes its particle's position, color, etc. and writes it into arrays in GPU memory.
- 5. The CPU program then initiates OpenGL drawing of the information in those arrays.

Note: once setup, the data never leaves GPU memory!




University Computer Graphics

Ben Weiss


Something New – Tensor Cores

		LO I	nstruct	tion C	ache					LOI	nstruc	tion C	ache	
	Wa				hread/	clk)			Wai				hread/clk)	
	Di	spatc	n Unit	(32 th	read/cl	lk)			Di	spatc	h Unit	(32 th	read/clk)	
	Reg	gister	File (1	16,384	4 x 32-	-bit)			Reg	lister	File (16,384	4 x 32-bit)	
FP64	INT	INT	FP32	FP32	會讀			FP64	INT	INT	FP32	FP32		
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32		
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32		
FP64	INT	INT	FP32	F 32	TENS	SOR	TENSOR	FP64	INT	INT	FP32	FT 52	TENSOR	
FP64	INT	INT	FP32	P32	co	RE	CORE	FP64	INT	INT	FP32	F132	CORE	CORE
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32		
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32		
FP64	INT	INT	FP32	FP32				FP64	INT	INT	FP32	FP32		
LD/ L ST S	D/ LD/ T ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU	LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ LD/ ST ST	SFU
	Wa		nstruc! Iedulei		ache hread/e	cik)			War	-	nstruc nedule			
	Di	np Sch spatcl	edulei h Unit (r (32 tl (32 th	hread/o read/cl	ik)			Di	p Scl spatc	nedule h Unit	r (32 t (32 th	hread/clk) read/clk)	
	Di	np Sch spatcl	eduler h Unit File (1	r (32 th (32 th) 16,384	hread/o	ik)			Di	p Scl spatc	nedule h Unit	r (32 t (32 th	hread/clk)	
FP64	Di Reg INT	rp Sch spatcl jister INT	File (1 FP32	r (32 th (32 th) 16,384 FP32	hread/o read/cl	ik)		FP64	Di	p Scl spatc	File (* FP32	r (32 t (32 th 16,384 FP32	hread/clk) read/clk)	
FP64 FP64	Di Reg	rp Sch spatcl jister	eduler h Unit File (1	r (32 th (32 th) 16,384 FP32	hread/o read/cl	ik)		FP64 FP64	Di: Reg	rp Sch spatc ister	edule h Unit File (*	r (32 t (32 th 16,384 FP32	hread/clk) read/clk)	
	Di Reg INT	rp Sch spatcl jister INT	File (1 FP32	r (32 th (32 th) 16,384 FP32 FP32 FP32	hread/o read/cl	ik)			Di Reg	p Sch spatc ister INT	File (* FP32	r (32 t (32 th 16,384 FP32	hread/clk) read/clk)	
FP64	Di Reg INT INT	rp Sch spatcl jister INT INT	File (1 FP32	r (32 ft) (32 ft) 16,384 FP32 FP32 FP32	hread/cl t x 32-	bit)	TENSOR	FP64	Di Reg INT INT	rp Sch spatc ister INT INT	File (* FP32	r (32 th (32 th 16,384 FP32 FP32 FP32	hread/clk) read/clk) 4 x 32-bit) TENSOF	TENSOF
FP64 FP64	Di Reg INT INT INT	rp Sch spatch jister INT INT INT	File (1 FP32 FP32 FP32	r (32 th (32 th) 16,384 FP32 FP32 FP32	hread/cl	bit)	TENSOR	FP64 FP64	Di Reg INT INT INT	rp Sch spatc ister INT INT INT	File (* FP32 FP32 FP32	r (32 th (32 th 16,384 FP32 FP32 FP32	hread/clk) read/clk) 4 x 32-bit)	
FP64 FP64 FP64	Di Reç INT INT INT INT	rp Sch spatc jister INT INT INT INT	File (1 FP32 FP32 FP32 FP32 FP32	(32 th (32 th (32 th (32 th (32 th (32 th) (32	hread/cl t x 32-	bit)	and the second se	FP64 FP64 FP64	Di Reg INT INT INT INT	p Sch spatc ister INT INT INT INT	File (* FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,384 FP32 FP32 FP32	hread/clk) read/clk) 4 x 32-bit) TENSOF	TENSOF
FP64 FP64 FP64 FP64	Di Reg INT INT INT INT INT	ister INT INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32	(32 th) (32 th	hread/cl t x 32-	bit)	and the second se	FP64 FP64 FP64 FP64	Dis Reg INT INT INT INT INT	p Sch spatc ister INT INT INT INT	File (* FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32	hread/clk) read/clk) 4 x 32-bit) TENSOF	TENSOF
FP64 FP64 FP64 FP64 FP64	Reg INT INT INT INT INT INT INT INT	p Sch spatcl jister INT INT INT INT INT	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 II (32 II) (32 III) (32 II) (32 III) (32 IIII) (32 III) (32 I	hread/cl t x 32-	bit)	and the second se	FP64 FP64 FP64 FP64 FP64	Reg INT INT INT INT INT INT	p Sch spatcl ister INT INT INT INT INT	File (* FP32 FP32 FP32 FP32 FP32 FP32 FP32	r (32 th (32 th 16,384 FP32 FP32 FP32 FP32 FP32 FP32	hread/clk) read/clk) 4 x 32-bit) TENSOF	TENSOF





cuBLAS Mixed-Precision GEMM (FP16 Input, FP32 Compute)




21

What is Fused Multiply-Add?


Many scientific and engineering computations take the form: **D** = **A** + (**B*****C**);

A "normal" multiply-add would likely handle this as: tmp = B*C; D = A + tmp;

A "fused" multiply-add does it all at once, that is, when the low-order bits of B*C are ready, they are immediately added into the low-order bits of A at the same time the higher-order bits of B*C are being multiplied.



Something Even Newer – Ray-Trace Cores



There are Two Approaches to Combining Your CPU and GPU Programs²⁴

- Combine both the CPU and GPU code in the same code file. Somehow mark what part is CPU code and what part is GPU code. The CPU compiler compiles just its part of that file. The GPU compiler compiles just its part of that file.
- 2. Have two separate programs: a .cpp and a .somethingelse that get compiled separately by a CPU compiler and a GPU compiler.

Advantages of Each

- 1. The CPU and GPU sections of the code know about each others' intents. Also, they can share common structs, #define's, etc.
- 2. It's potentially cleaner to look at each section by itself. Also, the GPU code can be easily used in combination with other CPU programs.

Who are we Talking About Here?

1 = NVIDIA's CUDA

2 = Khronos's OpenCL



We will talk about each of these separately – stay tuned!

Looking ahead:

If threads all execute the same program, what happens on flow divergence?

if(a > b) Do This; else Do That;

- On a GPU, the line "if(a > b)" creates a vector of 0/1 Boolean values giving the results of the if-statement for each thread. This becomes a "bitmask".
- Then, the GPU executes both parts of the divergence: Do This; Do That;
- 3. During that execution, anytime a value wants to be stored, the bitmask is consulted, and the storage only happens if that thread's location in the bitmask is a 1.





- GPUs were originally designed for the streaming-ness of computer graphics.
- That same streaming-ness can also be applied to data-parallel computing.
- GPUs are better for some things. CPUs are better for others.





This is an Nvidia 1080 ti card – one that died on us. It willed its body to education.






Removing the covers:



University Computer Graphics

Removing the heat sink:







Oregon State University Computer Graphics This transfers heat from the GPU Chip // to the cooling fins



Removing the fan assembly reveals the board:



Power half of the board:






Oregon State University Computer Graphics Power distribution


Power input

Graphics half of the board:




mjb – March 21, 2025

Underside of the board:





Underside of where the GPU chip attaches:



Here is a fun video of someone explaining the different parts of this same card: <u>https://www.youtube.com/watch?v=dSCNf9DIBGE</u>

