




																	15
RTX 2080 Ti	TU102	TSMC 12FFN	18.6	754	68	4352	544	68	1545	14	11	352	5.5	88	272	13.4	108
RTX 3090	GA102	Samsung 8N	28.3	628.4	82	10496	328	82	1695	19.5	24	384	9	112	328	35.6	285
RTX 4090	AD102	TSMC 4N	76.3	608.4	128	16384	512	128	2520	21	24	384	72	176	512	82.6	661 (1321)
RTX 5090	GB202	TSMC 4N	92.2	750	170	21760	680	170	2407	28	32	512	96	176	680	104.8	838 (3352)
Graphics Card	Architecture	Process Technology	Transistors (Billion)	Die size (mm^2)	SMs / CUs / Xe-Cores	GPU Shaders (ALUs)	Tensor / Al Cores	Ray Tracing Cores	Boost Clock (MHz)	VRAM Speed (Gbps)	VRAM (GB)	VRAM Bus Width	L2 / Infinity Cache	Render Output Units	Texture Mapping Units	TFLOPS FP32 (Boost)	TFLOPS FP16 (FP4/ FP8 TFLOPS)
Oregon State         Tom's Hardware           University         Computer Graphics																	






Thinking ahead to CUDA and OpenCL	18
How can GPUs execute General C Code Efficiently?	
• Ask them to do what they do best. Unless you have a very intense <b>Data Parallel</b> application, don't even <i>think</i> about using GPUs for computing.	
<ul> <li>GPU programs expect you to not just have a few threads, but to have <i>thousands</i> of them!</li> </ul>	
• Each thread executes the same program (called the <i>kernel</i> ), but operates on a different small piece of the overall data	
• Thus, you have many, many threads, all waking up at about the same time, all executing the same kernel program, all expecting to work on a small piece of the overall problem.	
<ul> <li>CUDA and OpenCL have built-in functions so that each thread can figure out which thread number it is, and thus can figure out what part of the overall job it's supposed to work on.</li> </ul>	t
<ul> <li>When a set of threads gets blocked somehow (a memory access, waiting for information from another thread, etc.), the processor switches to executing another set of threads to work on.</li> </ul>	
University Computer Graphics mjb - March /	21, 2025



	Something New – Tensor Cores	20
	SM	
	L1 Instruction Cache	
	L0 Instruction Cache	
	Warp Scheduler (32 threadiclik) Warp Scheduler (32 threadiclik) Dispatch Unit (32 threadiclik) Dispatch Unit (32 threadiclik)	
	Register File (16,384 x 32-bit) Register File (16,384 x 32-bit)	
	FP64 INT INT FP32 FP32 FP32 FP64 INT INT FP32 FP32	
	FP64 INT INT FP32 FP32	
	FP64 INT INT FP32 FP32	
	FP64 INT INT FP32 F12 TENSOR TENSOR FP64 INT INT FP32 F12 TENSOR TENSOR CORE CORE TENSOR TENSOR CORE CORE	
	PP64 INT INT PP32 22	
	FP64 INT INT FP32 FP32 FP32 FP64 INT INT FP32 FP32	
	FP64 INT INT FP32 FP32 FP32 FP32	
	FP64 INT INT FP32 FP32 Lor Lor Lor Lor Lor Lor Lor Lor Lor Lor	
	DD	
	L0 Instruction Cache L0 Instruction Cache	
	Warp Scheduler (32 threadiclk) Warp Scheduler (32 threadiclk) Dispatch Unit (32 threadiclk) Dispatch Unit (32 threadiclk)	
	Register File (16,384 x 32-bit) Register File (16,384 x 32-bit)	
	FP64 INT INT FP32 FP32	
	FP64 INT INT FP32 FP32	
	FP64 INT INT FP32 FP32	
	FP64 INT INT FP32 P 2 TENSOR TENSOR FP64 INT INT FP32 FP2 TENSOR TENSOR	
	FP64 INT INT FP32 P32 CORE CORE FP64 INT INT FP32 P32 CORE CORE	
0	FP64 INT INT FP32 FP32 FP32 FP32	
	FP64 INT INT FP32 FP32 FP32 FP32	
	FP64 INT INT FP32 FP32 FP32 FP32	
	the control control control to the SFU strate strat	
Oregon State University	128KB L1 Data Cache / Shared Memory	
Computer Graphics	Tex Tex Tex	



What is Fused Multiply-Add?								
Many scientific and engineering computations take the form: <b>D = A + (B*C);</b>								
A "normal" multiply-add would likely handle this as: tmp = B*C; D = A + tmp;								
A "fused" multiply-add does it all at once, that is, when the low-order bits of B*C are ready, they are immediately added into the low-order bits of A at the same time the higher-order bits of B*C are being multiplied.								
Consider a Base 10 example: $789 + (123*456)$ 123 <u>x 456</u> 738 615 <u>492</u> <u>+ 789</u> Can start adding the 9 the moment the 8 is produced! 56,877								
Oregon State         University         Computer Graphics    Note: "Normal" A+(B*C) ≠ "FMA" A+(B*C)	h 21 2025							



