




Vector Processing (aka, Single Instruction Multiple Data, or SIMD)




Oregon State University
Mike Bailey
mjb@cs.oregonstate.edu



This work is licensed under a [Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License](https://creativecommons.org/licenses/by-nc-nd/4.0/)




msd vector.pdf
mjb - April 12, 2024

1


What is Vectorization/SIMD and Why do We Care?


Performance!

Many hardware architectures today, both CPU and GPU, allow you to perform arithmetic operations on multiple array elements simultaneously.

(Thus the label, "Single Instruction Multiple Data".)

We care about this because many problems, especially scientific and engineering, can be cast this way. Examples include convolution, Fourier transform, power spectrum, autocorrelation, etc.




mjb - April 12, 2024

2

SIMD in Intel Chips


Year Released	Name	Width (bits)	Width (FP words)
1996	MMX	64	2
1999	SSE	128	4
2011	AVX	256	8
2013	AVX-512	512	16

Xeon Phi

Note: one complete cache line!
Also note: a 4x4 transformation matrix!

If you care:

- MMX stands for "MultiMedia Extensions"
- SSE stands for "Streaming SIMD Extensions"
- AVX stands for "Advanced Vector Extensions"


mjb - April 12, 2024


3

Sidebar: Matrix SIMD in Intel Chips

Intel has announced **AMX – the Advanced Matrix Extensions**. It looks like this will multiply 16x16 matrices of data types fp16, int16, and int8.

AMX will be appearing starting with the 4th Generation Xeon Scalable Processors.

This is being billed as an "AI Acceleration Engine". I suspect this is much like the Tensor Cores on Nvidia GPUs.


mjb - April 12, 2024

4


Intel SSE


Year Released	Name	Width (bits)	Width (FP words)
1996	MMX	64	2
1999	SSE	128	4
2011	AVX	256	8
2013	AVX-512	512	16

Intel and AMD CPU architectures support vectorization. The most well-known form is called Streaming SIMD Extension, or **SSE**. It allows four floating point operations to happen simultaneously.

Normally a *scalar* floating point multiplication instruction happens like this:

mulss r1, r0 ← "ATT form": mulss src, dst





mjb - April 12, 2024


5

Intel SSE

The SSE version of the multiplication instruction happens like this:

mulps xmm1, xmm0 ← "ATT form": mulps src, dst




mjb - April 12, 2024

6

SSE in the Kitchen? ☺

mulss r1, r0 **mulps xmm1, xmm0**

Oregon State University Computer Graphics

7

Requirements for a For-Loop to be SIMD'd

- If there are nested loops, the one to vectorize must be the inner one.
- There can be no jumps or branches. "Masked assignments" (an if-statement-controlled assignment) are OK, e.g.,


```
if( A[ i ] > 0. )
    B[ i ] = 1.;
```
- The total number of iterations must be known at runtime when the loop starts
- There can be no inter-loop data dependencies such as:


```
a[ i ] = a[ i-1 ] + 1.;
```

a[100] = a[99] + 1.; // this crosses an SSE boundary, so it is ok
a[101] = a[100] + 1.; // this is within one SSE operation, so it is not OK

- It helps performance if the elements have contiguous memory addresses.

Oregon State University Computer Graphics

8

This all sounds great! What is the catch?

The catch is that compilers haven't caught up to producing really efficient SIMD code. So, while there are great ways to express the desire for SIMD in code, you won't get the full potential speedup ... yet.

One way to get a better speedup is to use assembly language. Don't worry – you wouldn't need to write it.

Here are two assembly functions:

- SimdMul: C[0:len] = A[0:len] * B[0:len]
- SimdMulSum: return (\sum A[0:len] * B[0:len])

Warning – due to the nature of how different compilers and systems handle local variables, these two functions only work on *flip* and *rabbit* using gcc/g++, without any optimization !!!

Oregon State University Computer Graphics

9

Getting at the full SIMD power until compilers catch up

```
void SimdMul(float *a, float *b, float *c, int len)
{
    int limit = (len/SSE_WIDTH) * SSE_WIDTH;
    __asm
    {
        ".att_syntaxintel"
        "movq -24(%rbp), %r8int" // a
        "movq -32(%rbp), %rcxint" // b
        "movq -40(%rbp), %rdxint" // c
    };

    for( int i = 0; i < limit; i += SSE_WIDTH )
    {
        __asm
        {
            ".att_syntaxintel"
            "movups (%r8), %xmm0int" // load the first sse register
            "movups (%rcx), %xmm1int" // load the second sse register
            "mulps %xmm1, %xmm0int" // do the multiply
            "movups %xmm0, (%rdx)int" // store the result
            "addq $16, %r8int"
            "addq $16, %rcxint"
            "addq $16, %rdxint"
        };
    }

    for( int i = limit; i < len; i++)
    {
        c[ i ] = a[ i ] * b[ i ];
    }
}
```

This only works on *flip* and *rabbit* using gcc/g++, without any optimization !!!

Oregon State University Computer Graphics

10

Getting at the full SIMD power until compilers catch up

```
float SimdMulSum(float *a, float *b, int len)
{
    float sum[4] = { 0.0, 0.0, 0.0, 0.0 };
    int limit = (len/SSE_WIDTH) * SSE_WIDTH;
    __asm
    {
        ".att_syntaxintel"
        "movq -40(%rbp), %r8int" // a
        "movq -48(%rbp), %rcxint" // b
        "leaq -32(%rbp), %rdiint" // &sum[0]
        "movups (%rdx), %xmm2int" // 4 copies of 0. in xmm2
    };

    for( int i = 0; i < limit; i += SSE_WIDTH )
    {
        __asm
        {
            ".att_syntaxintel"
            "movups (%r8), %xmm0int" // load the first sse register
            "movups (%rcx), %xmm1int" // load the second sse register
            "mulps %xmm1, %xmm0int" // do the multiply
            "addps %xmm0, %xmm2int" // do the add
            "addq $16, %r8int"
            "addq $16, %rcxint"
        };
    }

    __asm
    {
        ".att_syntaxintel"
        "movups %xmm2, (%rdi)int" // copy the sums back to sum[ ]
    };


    for( int i = limit; i < len; i++)
    {
        sum[0] += a[ i ] * b[ i ];
    }

    return sum[0] + sum[1] + sum[2] + sum[3];
}
```

This only works on *flip* and *rabbit* using gcc/g++, without any optimization !!!

Oregon State University Computer Graphics

11



Avoiding Assembly Language: SIMD using the OpenMP SIMD Pragma

13

Array * Array

```
void SimdMul( float *a, float *b, float *c, int len )
{
    #pragma omp simd
    for( int i= 0; i < len; i++)
        c[i] = a[i] * b[i];
}
```

Array * Scalar

```
void SimdMul( float *a, float b, float *c, int len )
{
    #pragma omp simd
    for( int i= 0; i < len; i++)
        c[i] = a[i] * b;
}
```




13

13

Avoiding Assembly Language: SIMD using the OpenMP SIMD Pragma

14

```
#pragma omp simd
for( int i = 0; i < ArraySize; i++)
{
    c[ i ] = a[ i ] * b[ i ];
}
```



14

14

Avoiding Assembly Language: the Intel Intrinsics

15

Intel has a mechanism to get at the SSE SIMD without resorting to assembly language. These are called *Intrinsics*.

Intrinsic	Meaning
__m128	Declaration for a 128 bit 4-float word
_mm_loadu_ps	Load a __m128 word from memory
_mm_storeu_ps	Store a __m128 word into memory
_mm_mul_ps	Multiply two __m128 words
_mm_add_ps	Add two __m128 words



15

15

SimdMul using Intel Intrinsics

16

```
#include <xmmintrin.h>
#define SSE_WIDTH 4

void SimdMul( float *a, float *b, float *c, int len )
{
    int limit = ( len/SSE_WIDTH ) * SSE_WIDTH;
    register float *pa = a;
    register float *pb = b;
    register float *pc = c;
    for( int i = 0; i < limit; i += SSE_WIDTH )
    {
        __m128 storeu_ps( pc, __mm_mul_ps( __mm_loadu_ps( pa ), __mm_loadu_ps( pb ) ) );
        pa += SSE_WIDTH;
        pb += SSE_WIDTH;
        pc += SSE_WIDTH;
    }

    for( int i = limit; i < len; i++)
    {
        c[i] = a[i] * b[i];
    }
}
```



16

16

SimdMulSum using Intel Intrinsics

17

```
float SimdMulSum( float *a, float *b, int len )
{
    float sum[4] = { 0., 0., 0., 0. };
    int limit = ( len/SSE_WIDTH ) * SSE_WIDTH;
    register float *pa = a;
    register float *pb = b;

    __m128 ss = _mm_loadu_ps( &sum[0] );
    for( int i = 0; i < limit; i += SSE_WIDTH )
    {
        ss = _mm_add_ps( ss, __mm_mul_ps( __mm_loadu_ps( pa ), __mm_loadu_ps( pb ) ) );
        pa += SSE_WIDTH;
        pb += SSE_WIDTH;
    }
    _mm_storeu_ps( &sum[0], ss );

    for( int i = limit; i < len; i++)
    {
        sum[0] += a[i] * b[i];
    }

    return sum[0] + sum[1] + sum[2] + sum[3];
}
```




17

17

Intel Intrinsics

18



18

18

Each Core Has Its Own SIMD Unit! Thus, You Can Combine SIMD and Multicore

```

#define NUM_ELEMENTS_PER_CORE    (ARRAYSIZE / NUMT)

...

omp_set_num_threads( NUMT );
double maxMegaMultsPerSecond = 0.;

double time0 = omp_get_wtime();
#pragma omp parallel
{
    int thisThread = omp_get_thread_num();
    int first = thisThread * NUM_ELEMENTS_PER_CORE;
    SimdMul( &A[first], &B[first], &C[first], NUM_ELEMENTS_PER_CORE);
}
double time1 = omp_get_wtime();
double megaMultsPerSecond = (double)ARRAYSIZE / ( time1 - time0 ) / 1000000.;
...

```

The variable `first` is the first array element that `thisThread` is in charge of.

`&A[first]` is the memory address of `thisThread`'s first element.

19 - April 12, 2024

19


Combining SIMD with Multicore

Notes:

- Remember that `#pragma omp parallel` creates a thread team and that *all* threads execute *everything* in the curly braces.
- The variable `thisThread` is the thread number of the thread who is executing this code right now. There will eventually be NUMT threads who get to execute this code. Thus, all the instances of `thisThread` will be between 0 and NUMT-1.
- The variable `first` is the first array element number that `thisThread` will execute.
- Starting the SIMD multiplications at `&A[first]`, `&B[first]`, `&C[first]` gives each thread its very own set of contiguous array elements to work on. The `SimdMul` function depends on this.

20 - April 12, 2024

20



21

Prefetching

Prefetching is used to place a cache line in memory before it is to be used, thus hiding the latency of fetching from off-chip memory.

There are two key issues here:

- Issuing the prefetch at the right time
- Issuing the prefetch at the right distance

The right time:
If the prefetch is issued too late, then the memory values won't be back when the program wants to use them, and the processor has to wait anyway.

If the prefetch is issued too early, then there is a chance that the prefetched values could be evicted from cache by another need before they can be used.

The right distance:
The "prefetch distance" is how far ahead the prefetch memory is than the memory we are using right now.

Too far, and the values sit in cache for too long, and possibly get evicted.

Too near, and the program is ready for the values before they have arrived.

22 - April 12, 2024

22

The Effects of Prefetching on SIMD Computations

Array Multiplication
Length of Arrays (NUM): 1,000,000
Length per SIMD call (ONETIME): 256


```

for( int i = 0; i < NUM; i += ONETIME )
{
    __builtin_prefetch ( &A[i+PD], WILL_READ_ONLY, LOCALITY_LOW );
    __builtin_prefetch ( &B[i+PD], WILL_READ_ONLY, LOCALITY_LOW );
    __builtin_prefetch ( &C[i+PD], WILL_READ_AND_WRITE, LOCALITY_LOW );
    SimdMul( A, B, C, ONETIME );
}

```

23 - April 12, 2024

23



24



- SIMD is an important way to achieve array-operation speed-ups on a CPU
- For now, you might have to write in assembly language to get to all of it
- I suspect that `#pragma omp simd` will catch up
- I suspect that *Intel Intrinsics* will catch up
- Prefetching can really help SIMD