



## Contents

---

<b>About This Manual</b> .....	<b>iii</b>
Audience .....	iii
Related Documents .....	iii
Conventions.....	iv
Obtaining Customer Support.....	vi
Other Sources of Information.....	vi
<b>Chapter 1 - Introducing Star-Hspice</b> .....	<b>1-1</b>
Star-Hspice Applications .....	1-2
Star-Hspice Features .....	1-3
<b>Chapter 2 - Getting Started</b> .....	<b>2-1</b>
AC Analysis of an RC Network .....	2-2
Transient Analysis of an RC Network .....	2-5
Transient Analysis of an Inverter .....	2-7
<b>Chapter 3 - Specifying Simulation Input and Controls</b> .....	<b>3-1</b>
Examining the Simulation Structure .....	3-2
Understanding the Data Flow .....	3-4
Simulation Process Overview .....	3-6
Using the Star-Hspice Command .....	3-10
Prompting Script Mode .....	3-10
Nonprompting Command Line Mode.....	3-11

Using Standard Input Files .....	3-15
Design and File Naming Conventions .....	3-15
Configuration File ( <i>meta.cfg</i> ) .....	3-16
Initialization File ( <i>hspice.ini</i> ) .....	3-16
DC Operating Point Initial Conditions File (< <i>design</i> >.ic) .....	3-16
Input Netlist File (< <i>design</i> >.sp).....	3-17
Using Input Control Statements .....	3-34
.ALTER Statement .....	3-34
.DATA Statement.....	3-37
.TEMP Statement .....	3-43
Setting Control Options .....	3-45
.OPTIONS Statement .....	3-45
Descriptions of General Control .OPTIONS Keywords .....	3-47
Understanding the Library Types .....	3-56
Discrete Device Library .....	3-56
DDL Library Access .....	3-56
Vendor Libraries .....	3-57
Subcircuit Library Structure.....	3-58
Understanding the Library Input .....	3-59
Automatic Library Selection .....	3-59
.OPTIONS SEARCH Statement .....	3-59
.INCLUDE Statement .....	3-60
.LIB Call and Definition Statements .....	3-61
Library Building Rules.....	3-64
.MODEL Statement.....	3-65
.PROTECT Statement .....	3-67
.UNPROTECT Statement .....	3-67
Comparing the Control Options Default Values .....	3-68
<b>Chapter 4 - Specifying Simulation Output.....</b>	<b>4-1</b>
Using Output Statements .....	4-2

Output Files .....	4-2
Output Variables .....	4-5
.OPTION POST for High Resolution Graphics .....	4-6
.OPTION ACCT Summary of Job Statistics.....	4-6
Changing the File Descriptor Limit .....	4-9
Selecting Simulation Parameters .....	4-10
DC and Transient Output Variables .....	4-10
AC Analysis Output .....	4-14
.MEASURE Statement.....	4-19
Element Template Output .....	4-35
Displaying Simulation Results .....	4-47
.PRINT Statement .....	4-47
.WIDTH Statement.....	4-51
.PLOT Statement.....	4-52
.PROBE Statement .....	4-54
.GRAPH Statement .....	4-54
<b>Chapter 5 - Using Sources and Stimuli.....</b>	<b>5-1</b>
Independent Source Elements .....	5-2
Source Element Conventions .....	5-2
Independent Source Element Statements .....	5-2
Star-Hspice Independent Source Functions .....	5-6
Pulse Source Function.....	5-6
Sinusoidal Source Function.....	5-9
Exponential Source Function .....	5-11
Piecewise Linear Source Function .....	5-13
Data Driven Piecewise Linear Source Function .....	5-15
Single-Frequency FM Source Function .....	5-17
Amplitude Modulation Source Function.....	5-18
Voltage and Current Controlled Elements .....	5-20
Polynomial Functions.....	5-20

Piecewise Linear Function .....	5-24
Voltage Dependent Current Sources — G Elements .....	5-25
Voltage Controlled Current Source (VCCS).....	5-25
Behavioral Current Source .....	5-25
Voltage Controlled Resistor (VCR).....	5-26
Voltage Controlled Capacitor (VCCAP).....	5-26
Current Dependent Current Sources — F Elements .....	5-33
Current Controlled Current Source (CCCS) .....	5-33
Voltage Dependent Voltage Sources — E Elements .....	5-37
Voltage Controlled Voltage Source (VCVS) .....	5-37
Behavioral Voltage Source.....	5-37
Ideal Op-Amp.....	5-37
Ideal Transformer .....	5-38
Dependent Voltage Sources — H Elements .....	5-42
Current Controlled Voltage Source — CCVS .....	5-42
Digital Files and Mixed Mode — U Elements .....	5-46
Digital Input Element and Model.....	5-47
Two-Bit Adder with Digital I/O.....	5-51
Specifying a Digital Vector File.....	5-55
Defining Tabular Data.....	5-59
Defining Vector Patterns .....	5-62
Modifying Waveform Characteristics .....	5-68
<b>Chapter 6 - DC Initialization and Point Analysis .....</b>	<b>6-1</b>
Understanding the Simulation Flow .....	6-2
Performing Initialization and Analysis .....	6-3
Setting Initial Conditions for Transient Analysis.....	6-5
Using DC Initialization and Operating Point Statements .....	6-6
Element Statement IC Parameter .....	6-6

.IC and .DCVOLT Initial Condition Statements.....	6-6
.NODESET Statement.....	6-7
.OP Statement — Operating Point .....	6-8
Using .SAVE and .LOAD Statements .....	6-10
Setting DC Initialization Control Options .....	6-14
Option Descriptions.....	6-14
Specifying Accuracy and Convergence .....	6-21
Accuracy Tolerances .....	6-21
Accuracy Control Options.....	6-23
Convergence Control Option Descriptions .....	6-23
Autoconverge Process.....	6-28
Reducing DC Errors .....	6-31
Shorted Element Nodes.....	6-33
Conductance Insertion Using DCSTEP .....	6-33
Floating Point Overflow.....	6-34
Diagnosing Convergence .....	6-35
Nonconvergence Diagnostic Table .....	6-35
Traceback of Nonconvergence Source.....	6-36
Solutions for Nonconvergent Circuits.....	6-37
<b>Chapter 7 - Performing Transient Analysis.....</b>	<b>7-1</b>
Understanding the Simulation Flow .....	7-2
Understanding Transient Analysis .....	7-3
Initial Conditions for Transient Analysis .....	7-3
Using the .TRAN Statement .....	7-4
Understanding the Control Options .....	7-8
Method Options.....	7-8
Tolerance Options .....	7-11
Limit Options .....	7-14
Matrix Manipulation Options.....	7-17

Testing for Speed, Accuracy and Convergence .....	7-18
Simulation Speed.....	7-18
Simulation Accuracy .....	7-18
Numerical Integration Algorithm Controls .....	7-21
Selecting Timestep Control Algorithms .....	7-24
Iteration Count Dynamic Timestep Algorithm .....	7-25
Local Truncation Error (LTE) Dynamic Timestep Algorithm.....	7-26
DVDT Dynamic Timestep Algorithm.....	7-26
User Timestep Controls.....	7-27
Performing Fourier Analysis .....	7-29
.FOUR Statement .....	7-30
.FFT Statement .....	7-33
FFT Analysis Output.....	7-36
Using Data Driven PWL Sources .....	7-38
<b>Chapter 8 - Using the .DC Statement.....</b>	<b>8-1</b>
Understanding the DC Sweep Flow .....	8-2
Performing DC Sweeps .....	8-3
Using Other DC Analysis Statements .....	8-8
DC-Related Small-Signal Analyses .....	8-9
Setting the DC Analysis Control Option .....	8-12
<b>Chapter 9 - AC Sweep and Signal Analysis.....</b>	<b>9-1</b>
Understanding AC Small Signal Analysis .....	9-2
Using the .AC Statement .....	9-4
AC Control Options .....	9-7
AC Analysis Output Variables .....	9-8
AC Nodal Voltage Output.....	9-9
AC Current Output: Independent Voltage Sources.....	9-11
AC Current Output: Element Branches.....	9-11

Group Time Delay Output.....	9-12
AC Network Output .....	9-12
Using Other AC Analysis Statements .....	9-14
.DISTO Statement — AC Small-Signal Distortion Analysis .....	9-14
.NOISE Statement — AC Noise Analysis .....	9-16
.SAMPLE Statement — Noise Folding Analysis .....	9-18
.NET Statement - AC Network Analysis .....	9-19
<b>Chapter 10 - Analyzing Electrical Yields .....</b>	<b>10-1</b>
Specifying Analytical Model Types .....	10-2
Using Algebraic Expressions .....	10-4
Using Built-In Functions .....	10-6
User-Defined Functions .....	10-8
Using Parameters in Simulation .....	10-9
Parameter Definition .....	10-11
Parameter Scoping and Passing.....	10-18
Hierarchical Circuits, Parameters, and Models.....	10-26
Varying Parameters and Libraries .....	10-30
Using the .ALTER Statement.....	10-30
.DEL LIB Statement.....	10-31
Performing Worst Case Analysis .....	10-33
Model Skew Parameters.....	10-33
Performing Monte Carlo Analysis .....	10-39
Monte Carlo Setup .....	10-39
Monte Carlo Output .....	10-40
.PARAM Distribution Function Syntax .....	10-41
Monte Carlo Parameter Distribution Summary .....	10-43
Monte Carlo Examples.....	10-43
Worst Case and Monte Carlo Sweep Example .....	10-51

HSPICE Input File .....	10-51
Transient Sigma Sweep Results .....	10-53
Monte Carlo Results.....	10-55
Simulating Circuit and Model Temperatures .....	10-60
Temperature Analysis .....	10-61
.TEMP Statement .....	10-62
<b>Chapter 11 - Optimizing Performance .....</b>	<b>11-1</b>
Performing Optimization .....	11-2
Optimization Control.....	11-2
Simulation Accuracy.....	11-2
Curve Fit Optimization.....	11-3
Goal Optimization .....	11-3
Understanding the Statements Syntax .....	11-4
Analysis Statement Syntax (.DC, .TRAN, .AC).....	11-5
.PARAM Statement Syntax.....	11-6
.MODEL Statement Syntax.....	11-7
Examining Optimization Examples .....	11-10
MOS Level 3 Model DC Optimization .....	11-10
MOS Level 13 Model DC Optimization.....	11-14
RC Network Optimization .....	11-17
CMOS Tristate Buffer Optimization.....	11-22
BJT S-Parameters Optimization.....	11-27
BJT Model DC Optimization .....	11-30
GaAsFET Model DC Optimization.....	11-34
MOS Op-amp Optimization .....	11-37
Performing Timing Analysis .....	11-41
<b>Chapter 12 - Using Passive Devices.....</b>	<b>12-1</b>
Using the Element Statement .....	12-2
Element Parameters.....	12-2



Model Statement .....	12-4
Model Parameters.....	12-4
Using the Resistor Element .....	12-6
Wire RC Model .....	12-9
Using the Capacitor Element .....	12-16
Capacitance Model.....	12-18
Polynomial Capacitor Elements .....	12-21
Using the Linear Inductor Element .....	12-23
Mutual Inductor Element .....	12-26
Polynomial Inductor Element.....	12-28
Using Magnetics .....	12-29
Magnetic Winding Element .....	12-29
Mutual Core Statement.....	12-30
Magnetic Core Model.....	12-31
Jiles-Atherton Ferromagnetic Core Model.....	12-33
<b>Chapter 13 - Using Diodes .....</b>	<b>13-1</b>
Understanding the Diode Types .....	13-2
Using Model and Element Statements .....	13-3
Control Options .....	13-3
Specifying Junction Diodes .....	13-5
Diode Element.....	13-6
Using the Junction Model Statement .....	13-14
Junction Model Parameters .....	13-15
Calculating Temperature Effects .....	13-22
Using Diode Equations .....	13-25
Junction DC Equations.....	13-26
Diode Capacitance Equations.....	13-28
Noise Equations.....	13-30

Temperature Compensation Equations .....	13-31
Using the Fowler-Nordheim Diode .....	13-35
Fowler-Nordheim Diode Element .....	13-35
Converting National Semiconductor Models .....	13-39
<b>Chapter 14 - BJT Models .....</b>	<b>14-1</b>
Using the BJT Model .....	14-2
Model Selection.....	14-2
Using the BJT Element .....	14-4
Scaling.....	14-5
BJT Current Convention .....	14-6
BJT Equivalent Circuits .....	14-7
Understanding the BJT Model Statement .....	14-16
BJT Basic Model Parameters .....	14-17
BJT Model Temperature Effects .....	14-27
Using the BJT Models (NPN and PNP) .....	14-33
Transistor Geometry — Substrate Diode .....	14-33
DC Model Equations .....	14-34
Substrate Current Equations.....	14-36
Base Charge Equations.....	14-36
Variable Base Resistance Equations .....	14-37
Understanding BJT Capacitances .....	14-38
Base-Emitter Capacitance Equations .....	14-38
Base Collector Capacitance.....	14-40
Substrate Capacitance .....	14-43
Modeling Various Types of Noise .....	14-45
Using the BJT Quasi-Saturation Model .....	14-47
Epitaxial Current Source $I_{epi}$ .....	14-50
Epitaxial Charge Storage Elements $C_i$ and $C_x$ .....	14-50

Using Temperature Compensation Equations .....	14-53
Energy Gap Temperature Equations .....	14-53
Saturation and Beta Temperature Equations, TLEV=0 or 2 .....	14-53
Saturation and Temperature Equations, TLEV=1 .....	14-55
Saturation Temperature Equations, TLEV=3.....	14-56
Capacitance Temperature Equations .....	14-57
Parasitic Resistor Temperature Equations.....	14-60
BJT LEVEL=2 Temperature Equations.....	14-60
Converting National Semiconductor Models .....	14-61
<b>Chapter 15 - Using JFET and MESFET Models.....</b>	<b>15-1</b>
Understanding JFETS .....	15-2
Specifying a Model .....	15-3
Understanding the Capacitor Model .....	15-5
Model Applications .....	15-5
Control Options .....	15-5
Using JFET and MESFET Element Statements .....	15-7
Scaling.....	15-9
JFET Current Convention .....	15-9
JFET Equivalent Circuits .....	15-10
Using JFET and MESFET Model Statements .....	15-16
JFET and MESFET Model Parameters .....	15-16
Gate Diode DC Parameters .....	15-18
JFET and MESFET Capacitances .....	15-29
Capacitance Comparison (CAPOP=1 and CAPOP=2) .....	15-33
JFET and MESFET DC Equations.....	15-35
Generating Noise Models .....	15-39
Noise Parameters.....	15-39
Noise Equations.....	15-39
Noise Summary Printout Definitions .....	15-41

Using the Temperature Effect Parameters .....	15-42
Temperature Compensation Equations .....	15-45
Understanding the TriQuint Model (TOM) Extensions to Level=3 .....	15-50
TOM Model Parameters.....	15-52
<b>Chapter 16 - Introducing MOSFET .....</b>	<b>16-1</b>
Understanding MOSFET Models .....	16-2
Selecting Models .....	16-3
MOSFET Model Levels .....	16-3
MOSFET Capacitor Selection.....	16-5
MOS Diode Selection.....	16-7
MOSFET Control Options .....	16-9
MOSFET Element Syntax.....	16-12
Using Nonplanar and Planar Technologies .....	16-22
Field Effect Transistor.....	16-22
General MOSFET Model Statement .....	16-28
Using a MOSFET Diode Model .....	16-29
MOSFET Diode Model Selection .....	16-29
Convergence.....	16-29
MOSFET Diode Model Parameters .....	16-30
Capacitance Model Parameters .....	16-30
ACM=0 MOS Diode .....	16-33
ACM=1 MOS Diode .....	16-37
ACM=2 MOS Diode .....	16-40
ACM = 3 MOS Diode .....	16-45
Using MOS Diode Equations .....	16-48
DC Current .....	16-48
MOS Diode Capacitance Equations.....	16-49
Using Common Threshold Voltage Equations .....	16-52
Common Threshold Voltage Parameters .....	16-52

Calculation of PHI, GAMMA, and VTO .....	16-53
Performing MOSFET Impact Ionization .....	16-55
Impact Ionization Model Parameters .....	16-55
Impact Ionization Equations.....	16-55
Effective Output Conductance .....	16-56
Cascode Example .....	16-57
Cascode Circuit .....	16-58
Capacitor Model Selection .....	16-59
Introduction to Transcapacitance .....	16-61
Operating Point Capacitance Printout .....	16-64
Element Template Printout.....	16-65
Example Gate Capacitance Calculation .....	16-67
MOS Gate Capacitance Model Parameters .....	16-72
XQC & XPART Specification for CAPOP=4, 9, 11, 12 and 13.....	16-75
Overlap Capacitance Equations .....	16-76
CAPOP=0 — SPICE Meyer Gate Capacitances.....	16-77
CAPOP=1 — Modified Meyer Gate Capacitances.....	16-80
CAPOP=2 — Parameterized Modified Meyer Capacitances .....	16-85
CAPOP=3 — Gate Capacitances (Simpson Integration).....	16-90
CAPOP=4 — Charge Conservation Capacitance Model.....	16-91
CAPOP=5 — Gate Capacitance.....	16-100
CAPOP=6 — AMI Gate Capacitance Model .....	16-100
CAPOP=13 — BSIM 1-based Charge-Conserving Gate Capacitance Model.....	16-103
CAPOP=39 — BSIM2 Charge-Conserving Gate Capacitance Model.....	16-103
Effective Length and Width for AC Gate Capacitance Calculations..	16-103
Using Noise Models .....	16-104
Noise Parameters.....	16-104
Noise Equations.....	16-104
Noise Summary Printout Definitions .....	16-106
Using Temperature Parameters and Equations .....	16-107
Temperature Parameters.....	16-107

Temperature Equations .....	16-110
<b>Chapter 17 - Selecting a MOSFET Model.....</b>	<b>17-1</b>
Level 1 IDS: Schichman-Hodges Model .....	17-2
Level 1 Model Parameters.....	17-2
Level 1 Model Equations .....	17-5
Level 2 IDS: Grove-Frohman Model .....	17-8
Level 2 Model Parameters.....	17-8
Level 2 Model Equations .....	17-12
Level 3 IDS: Empirical Model .....	17-20
Level 3 Model Parameters.....	17-20
Level 3 Model Equations .....	17-24
Compatibility Notes .....	17-30
Example of Temperature Compensation.....	17-31
Level 4 IDS: MOS Model .....	17-34
Level 5 IDS Model .....	17-35
Level 5 Model Parameters.....	17-35
IDS Equations .....	17-38
Depletion Mode DC Model ZENH=0.....	17-43
IDS Equations, Depletion Model Level 5 .....	17-45
Example of Level 5 Model.....	17-52
Level 6 and Level 7 $I_{DS}$ : MOSFET Model .....	17-53
Level 6 and Level 7 Model Parameters.....	17-53
UPDATE Parameter for Level 6 and Level 7 .....	17-59
Level 6 Model Equations, UPDATE=0,2 .....	17-62
Level 6 IDS Equations, UPDATE=1 .....	17-74
ASPEC Compatibility .....	17-88
Level 7 IDS Model .....	17-90
Level 8 IDS Model .....	17-91
Level 8 Model Parameters.....	17-91

Level 8 Model Equations .....	17-96
Level 13 BSIM Model .....	17-104
BSIM Model Features .....	17-104
Level 13 Model Parameters.....	17-105
Sensitivity Factors of Model Parameters .....	17-112
.MODEL VERSION Changes to BSIM Models.....	17-113
Level 13 Equations.....	17-114
Charge-Based Capacitance Model .....	17-119
Prevention of Negative Output Conductance.....	17-123
Example Calculations Using Level 13 Equations .....	17-123
Compatibility Notes .....	17-125
Level 27 SOSFET Model .....	17-140
Level 27 Model Parameters.....	17-141
Non-Fully Depleted SOI Model.....	17-146
Obtaining Model Parameters.....	17-147
Fully Depleted SOI Model Considerations .....	17-150
Level 28 Modified BSIM Model .....	17-151
Level 28 Model Parameters.....	17-151
Level 28 Model Equations .....	17-159
Level 38 IDS: Cypress Depletion Model .....	17-166
Level 38 Model Parameters.....	17-169
Level 38 Model Equations .....	17-174
Example Model File .....	17-181
Level 39 BSIM2 Model .....	17-183
Level 39 Model Parameters.....	17-183
Level 39 Model Equations .....	17-190
Geometry and Bias Adjustment of Model Parameters.....	17-194
Compatibility Notes .....	17-195
Prevention of Negative Output Conductance.....	17-198
Charge-based Gate Capacitance Model (CAPOP=39).....	17-198
HSPICE Enhancements.....	17-200

Modeling Example .....	17-204
Example of Typical BSIM2 Model Listing.....	17-207
Level 40 HP a-Si TFT Model .....	17-211
Model Parameters.....	17-211
Using the HP a-Si TFT Model in HSPICE .....	17-212
Level 40 Model Equations .....	17-215
Level 40 Model Topology.....	17-221
Level 47 BSIM3 Version 2 MOS Model .....	17-222
Level 47 Model Parameters.....	17-222
Notes.....	17-226
Leff and Weff Equations for BSIM3 Version 2.0.....	17-229
Level 47 Model Equations .....	17-230
Sample PMOS Model.....	17-238
Level 49 BSIM3 Version 3 MOS Model .....	17-239
Version .....	17-239
Model Parameter Defaults.....	17-239
Star-Hspice Enhancements.....	17-240
Level 49 Model Parameters.....	17-241
Level 49 Equations.....	17-255
Example .MODEL CARDS NMOS Model .....	17-256
Example PMOS Model .....	17-257
Level 50 Philips MOS9 Model .....	17-258
Level 50 Model Parameters.....	17-258
Using the Philips MOS9 Model in HSPICE .....	17-262
Example HSPICE Model Statement .....	17-263
Comparing MOS Models .....	17-265
History and Motivation .....	17-265
Future for Model Developments .....	17-267
Model Equation Evaluation Criteria .....	17-268
Potential for Good Fit to Data .....	17-268
Ease of Fit to Data.....	17-269



Robustness and Convergence Properties.....	17-270
Behavior Follows Actual Devices In All Circuit Conditions.....	17-271
Ability to Simulate Process Variation.....	17-272
Gate Capacitance Modeling .....	17-272
Examples of Data Fitting.....	17-274
<b>Chapter 18 - Using the Bipolar Transistor Model -VBIC.....</b>	<b>18-1</b>
Understanding the History of VBIC .....	18-2
Examining VBIC Equations .....	18-3
Performing Noise Analysis .....	18-4
Using VBIC .....	18-10
<b>Chapter 19 - Finding Device Libraries .....</b>	<b>19-1</b>
Selecting Models Automatically .....	19-2
Examining the Library Listings .....	19-5
Analog Device Models.....	19-5
Behavioral Device Models.....	19-8
Bipolar Transistor Models.....	19-9
Burr-Brown Devices .....	19-9
Comlinear Device Models.....	19-10
Diode Models .....	19-10
FET Models.....	19-13
Linear Technology Device Models.....	19-14
Intel PCI Speedway Models.....	19-15
Signetics Device Models.....	19-15
Texas Instruments Device Models .....	19-16
Transmission Line Models.....	19-17
Xilinx Device Models .....	19-17
<b>Chapter 20 - Performing Cell Characterization .....</b>	<b>20-1</b>
Determining Typical Data Sheet Parameters .....	20-2
Rise, Fall, and Delay Calculations .....	20-2

Ripple Calculation .....	20-3
Sigma Sweep versus Delay .....	20-4
Delay versus Fanout .....	20-5
Pin Capacitance Measurement .....	20-6
Op-amp Characterization of ALM124 .....	20-7
Performing Data Driven Analysis .....	20-9
Cell Characterization Example.....	20-10
Using Digital File Input Stimuli .....	20-18
Replacing Sources With Digital Inputs .....	20-19
<b>Chapter 21 - Signal Integrity .....</b>	<b>20-1</b>
Preparing for Simulation .....	20-2
Signal Integrity Problems.....	20-3
Analog Side of Digital Logic .....	20-4
Optimizing TDR Packaging .....	20-9
TDR Optimization Procedure.....	20-11
Simulating Circuits with Signetics Drivers .....	20-18
Example of Connecting I/O Chips With Tlines .....	20-19
Simulating Circuits with Xilinx FPGAs .....	20-22
Syntax for IOB (xil_iob) and IOB4 (xil_iob4).....	20-22
Example of Ground Bounce Simulation .....	20-23
Example of Coupled Line Noise .....	20-26
PCI Modeling Using Star-Hspice .....	20-32
Importance of Star-Hspice Simulation to PCI Design .....	20-34
The PCI Speedway Star-Hspice Model.....	20-34
Using the Reference PCI Speedway Model, PCI_WC.SP .....	20-37
PCI Simulation Process.....	20-46
Analyzing Board Signal Integrity .....	20-55
Input Files for the Extraction Process .....	20-56

Output Files from the Extraction Process .....	20-59
Running PADS-LPE (The Extraction Program) .....	20-59
Delay Analysis Template .....	20-60
Overshoot/Undershoot Analysis Template .....	20-62
<b>Chapter 22 - Using Transmission Lines.....</b>	<b>22-1</b>
Selecting Wire Models .....	22-2
Ground and Reference Planes .....	22-5
Selection of Ideal or Lossy Transmission Line Element.....	22-6
U Model Selection.....	22-7
Transmission Line Usage Example.....	22-8
Performing HSPICE Interconnect Simulation .....	22-10
Ideal T Element Statement .....	22-10
Lossy U Element Statement .....	22-12
Lossy U Model Statement .....	22-15
Lossy U Model Parameters for Planar Geometric Models (PLEV=1, ELEV=1).....	22-16
Lossy U Model Parameters for Geometric Coax (PLEV=2, ELEV=1)	22-27
Lossy U Model Parameters Geometric Twinlead (PLEV=3, ELEV=1)	22-29
U Element Examples .....	22-40
U Model Applications .....	22-57
Solving Ringing Problems with U Elements.....	22-63
The W Element.....	22-72
Input .....	22-74
Features .....	22-74
Technology .....	22-76
Element Card.....	22-76
RLGC File .....	22-80
Using W-Element with the U Model.....	22-85
Units .....	22-88
ac Analysis .....	22-89
Time-Step Control.....	22-89
.option RISETIME .....	22-90
Computing $R_s$ and $G_d$ .....	22-90

Computing RLGC Parameters from Cable Specifications.....	22-91
Future Enhancements .....	22-92
When to Use Transmission Line Models .....	22-93
A Note on Transmission Lines.....	22-93
Understanding the Transmission Line Theory .....	22-99
Lossless Transmission Line Model.....	22-99
Lossy Transmission Line Model.....	22-100
Impedance .....	22-101
Inductance .....	22-104
Crosstalk in Transmission Lines .....	22-108
Risetime, Bandwidth, and Clock Frequency.....	22-109
Definitions of Transmission Line Terms .....	22-111
Relationships and Rules of Thumb .....	22-112
Attenuation in Transmission Lines .....	22-118
The Lossy Transmission Line Model.....	22-121
References .....	22-125
<b>Chapter 23 - Performing Behavioral Modeling .....</b>	<b>23-1</b>
Understanding the Behavioral Design Process .....	23-2
Using Behavioral Elements .....	23-3
Using Subcircuits .....	23-6
Hierarchical Parameters .....	23-7
.SUBCKT or .MACRO Statement .....	23-9
.ENDS or .EOM Statement .....	23-10
Subcircuit Call Statement.....	23-11
Undefined Subcircuit Search.....	23-12
Using Voltage and Current Controlled Elements .....	23-13
Polynomial Functions.....	23-14
Piecewise Linear Function .....	23-17
Dependent Current Sources — G Elements .....	23-18
Voltage Controlled Current Source (VCCS).....	23-18

Behavioral Current Source .....	23-19
Voltage Controlled Resistor (VCR) .....	23-19
Voltage Controlled Capacitor (VCCAP).....	23-20
Dependent Voltage Sources — F Elements .....	23-26
Current Controlled Current Source (CCCS) .....	23-26
Dependent Voltage Sources — E Elements .....	23-30
Voltage Controlled Voltage Source (VCVS) .....	23-30
Behavioral Voltage Source.....	23-30
Ideal Op-Amp.....	23-30
Ideal Transformer .....	23-31
Dependent Voltage Sources – H Elements .....	23-35
Current Controlled Voltage Source (CCVS).....	23-35
Referencing Digital Files .....	23-39
Digital Input Element and Model.....	23-40
Analog to Digital Output.....	23-42
Two Bit Adder with Digital I/O .....	23-43
Modeling with Digital Behavioral Components .....	23-48
Behavioral AND and NAND Gates .....	23-48
Behavioral D-Latch .....	23-50
Behavioral Double-Edge Triggered Flip-Flop .....	23-54
Calibrating Digital Behavioral Components .....	23-57
Building Behavioral Lookup Tables .....	23-57
Optimizing Behavioral CMOS Inverter Performance.....	23-63
Optimizing Behavioral Ring Oscillator Performance .....	23-67
Using Analog Behavioral Elements .....	23-70
Behavioral Integrator.....	23-70
Behavioral Differentiator .....	23-72
Ideal Transformer .....	23-74
Behavioral Tunnel Diode .....	23-75
Behavioral Silicon Controlled Rectifier .....	23-76

Behavioral Triode Vacuum Tube Subcircuit .....	23-77
Behavioral Amplitude Modulator .....	23-79
Behavioral Data Sampler .....	23-81
Using Op-Amps, Comparators, and Oscillators .....	23-82
Star-Hspice Op-Amp Model Generator .....	23-82
Op-Amp Element Statement Format .....	23-83
Op-Amp .MODEL Statement Format .....	23-83
Op-Amp Subcircuit Example .....	23-91
741 Op-Amp from Controlled Sources .....	23-93
Inverting Comparator with Hysteresis .....	23-96
Voltage Controlled Oscillator .....	23-98
LC Oscillator .....	23-100
Using a Phase Locked Loop Design .....	23-105
Phase Detector Using Multi-Input NAND Gates .....	23-105
PLL BJT Behavioral Modeling .....	23-109
References .....	23-117
<b>Chapter 24 - Using Meta I/O .....</b>	<b>24-1</b>
Understanding the Design Flow .....	24-2
Getting Started with IBIS .....	24-4
The Meta I/O Script .....	24-5
Conversion Function Setup .....	24-5
Library Directory Setup .....	24-5
Template Selection .....	24-6
File Selection In Meta I/O .....	24-7
Conversion .....	24-7
IbisTest Script Listing .....	24-8
Running the Example .....	24-8
The Results .....	24-8
Using the Meta I/O Commands .....	24-10
General Form and Conventions .....	24-10

Directory Management Commands .....	24-11
File Management Commands.....	24-13
Conversion Management Commands .....	24-15
Verification Management Commands .....	24-17
System Management Commands .....	24-18
<b>Chapter 25 - Performing Pole/Zero Analysis .....</b>	<b>25-1</b>
Understanding Pole/Zero Analysis .....	25-2
Using Pole/Zero Analysis .....	25-3
.PZ (Pole/Zero) Statement.....	25-3
Pole/Zero Analysis Examples .....	25-5
<b>Chapter 26 - Performing FFT Spectrum Analysis .....</b>	<b>26-1</b>
Using Windows In FFT Analysis .....	26-2
Using the .FFT Statement .....	26-6
Examining the FFT Output .....	26-9
Example 1 – AM Modulation .....	26-11
Example 2 – Balanced Modulator and Demodulator .....	26-14
Example 3 – Signal Detection Test Circuit.....	26-21
References .....	26-26
<b>Chapter 27 - Modeling Filters and Networks.....</b>	<b>27-1</b>
Understanding Transient Modeling .....	27-2
Using G and E Elements .....	27-4
Laplace Transform Function Call .....	27-4
Laplace Transform – LAPLACE Function .....	27-6
Laplace Transform – Pole-Zero Function .....	27-7
Laplace Transform- Frequency Response Table.....	27-8
Element Statement Parameters.....	27-9
Laplace Band-Reject Filter.....	27-11
Laplace Low-Pass Filter.....	27-13

Modeling with Laplace and Pole-Zero .....	27-17
The Laplace Transform (LAPLACE) Function .....	27-17
Laplace Transform POLE (Pole/Zero) Function.....	27-25
AWE Transfer Function Modeling .....	27-33
Y-Parameter Line Modeling.....	27-36
Comparison of Circuit and Pole/Zero Models .....	27-40
Modeling Switched Capacitor Filters .....	27-45
Switched Capacitor Network .....	27-45
Switched Capacitor Filter Example - Fifth Order .....	27-47
References .....	27-53
<b>Chapter 28 - Timing Analysis Using Bisection.....</b>	<b>28-1</b>
Understanding Bisection .....	28-2
Understanding the Bisection Methodology .....	28-5
Measurement .....	28-5
Optimization.....	28-5
Using Bisection .....	28-6
Examining the Command Syntax.....	28-7
Example 1 – Setup Time Analysis .....	28-9
Example 2 – Minimum Pulse Width Analysis .....	28-15
<b>Chapter 29 - Performing Library Encryption .....</b>	<b>29-1</b>
Understanding Library Encryption .....	29-2
Controlling the Encryption Process.....	29-2
Library Structure .....	29-2
Knowing the Encryption Guidelines .....	29-5
Installing and Running the Encryptor .....	29-7
Installing the Encryptor .....	29-7
Running the Encryptor .....	29-7



<b>Chapter 30 - Running Demos .....</b>	<b>30-1</b>
Using the Demo Directory Tree .....	30-2
Running the Two-Bit Adder Demo .....	30-3
Running the MOS I-V and C-V Plotting Demo .....	30-6
Running the CMOS Output Driver Demo .....	30-11
Running the Temperature Coefficients Demo .....	30-17
Simulating Electrical Measurements .....	30-19
Modeling Wide Channel MOS Transistors .....	30-23
Examining the Demonstration Input Files .....	30-25

