http://eecs.oregonstate.edu/~moon/ece423

Prof. Un-Ku Moon  
moon@oregonstate.edu

TAs:  
Manxin Li (liman@oregonstate)  
Ahmed AbdelRahman (abdelrah@oregonstate)

Books  
Analysis and Design of Analog Integrated Circuits, Gray/Hurst/Lewis/Meyer  
Analog Integrated Circuit Design, Carusone/Johns/Martin  
Design of analog CMOS integrated circuits, Razavi

I do not follow any textbook outline for this course, but these are excellent and helpful books.

Content  
This class is a continuation of ECE 422/522 and a prerequisite to ECE 520. This course is geared towards learning commonly practiced CMOS IC design and analysis. We will do some IC layout work to expose you to tools commonly used today (this portion will be taught by the TA). At the end of the course, you will have learned a circuit designer’s approach (less mathematical and more intuition driven) to transistor-level design. The final class project will be a design of fully differential opamp, which will involve schematic capture, transistor-level simulation, IC layout, layout versus schematic (LVS) verification, layout design rule check (DRC)...

HW  
The homework assignments are essentially the same each year. The homework is intended for your learning/benefit. They will be handed back with a “✓” (3 pts) for good work or “✗” (2 pts) for lacking work. The “best” among the submitted homework will be scanned and posted on the class web page as “solutions.”

Exams  
The in-person exams are closed book/notes. I provide a reference sheet along with the exam. This reference sheet is already made available on the class web page, so you should get used to the content well ahead of time.

Grading  
The course grading will be weighted as follows.

<table>
<thead>
<tr>
<th>Component</th>
<th>Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Homework (seven of them)</td>
<td>25%</td>
</tr>
<tr>
<td>Midterm</td>
<td>25%</td>
</tr>
<tr>
<td>Final</td>
<td>25%</td>
</tr>
<tr>
<td>Circuit design project</td>
<td>25%</td>
</tr>
</tbody>
</table>

- Midterm: Wednesday Feb-14 2-3:20pm
- Final: Monday Mar-18 6-7:20pm
- Circuit design project: Due Friday Mar-15 midnight