

ECE 423/523 – CMOS Integrated Circuits II

Problem Set #1

Design a differential input singled-ended output operational amplifier meeting the following specifications. Simulations are to be done using $a_d=a_s=W\cdot 0.5\mu\text{m}$ and $p_d=p_s=2\cdot W+1\mu\text{m}$ using $0.18\mu\text{m}$ CMOS BSIM3 typical models. Use the models made available on the class webpage <http://web.engr.oregonstate.edu/~moon/ece423>. LTSPICE is a free tool that can be downloaded to your laptop. We also have HSPICE on our system.

If you have some other working Cadence setup for $0.18\mu\text{m}$ CMOS (e.g. ECE 4/522 setup), you may use that instead. Use any setup at your own risk, but ECE 4/522 setup may be the path of least resistance, since you just used it for your final project in ECE 4/522. That setup would automatically take care of those parameters (a_d , a_s , p_d , p_s). While I would allow anything you want to do, I am *not* encouraging you to use the new ECE 4/523 setup, as you are not yet proficient with that setup.

If you do not meet the specifications fully, comment why you could not meet them. You may use one ideal current source tied to ground for biasing. You may use any ideal input common-mode voltage for test bench.

Specifications

Power supply	$V_{DD} = 1.8\text{V}$
Load	$C_{load} = 4\text{pF}$
DC gain	$> 60\text{ dB}$
Unity-gain BW	$> 160\text{ MHz}$
Phase Margin	$> 60^\circ$
Output swing	$> 1\text{ V}_{pp}$
Power consumption	$< 10\text{ mW}$