Name | Last modified | Size | Description | |
---|---|---|---|---|
Parent Directory | - | |||
comp_lib | 2011-04-03 22:42 | 233 | ||
what2teach | 2011-06-10 15:40 | 1.0K | ||
vhdl_lectures/ | 2011-06-10 15:45 | - | ||
script_examples/ | 2011-06-15 14:56 | - | ||
old_inclass_exercises/ | 2012-04-25 08:00 | - | ||
spif_design.tar | 2013-04-30 20:51 | 280K | ||
inclass/ | 2015-04-20 12:22 | - | ||
fpga_kit | 2015-11-09 17:38 | 767 | ||
State Machines for Microprocessors.pdf | 2016-03-03 22:03 | 155K | ||
saved_quartus_makefile | 2016-04-03 21:55 | 2.3K | ||
altera_pullups | 2016-04-07 17:26 | 723 | ||
quartus_makefile_github | 2016-04-07 17:46 | 5.6K | ||
install_help/ | 2016-04-08 17:24 | - | ||
sketch_lab3-4.pdf | 2016-04-12 09:31 | 320K | ||
lab_parts | 2016-04-20 15:20 | 1.2K | ||
sine | 2016-05-03 16:29 | 58K | ||
sine_gen.c | 2016-05-03 16:34 | 594 | ||
altera_memory_inferrence | 2016-05-05 08:26 | 800 | ||
pdfs/ | 2016-05-09 15:12 | - | ||
ROM_algorithm1.png | 2016-05-12 15:01 | 195K | ||
ROM_algorithm2.png | 2016-05-12 15:02 | 190K | ||
de0_pinout.pdf | 2016-05-16 16:08 | 606K | ||
moss_account | 2016-06-10 10:07 | 14K | ||
EEProm_programming | 2016-06-16 07:18 | 10K | ||
script | 2016-09-21 16:51 | 413 | ||
videos/ | 2016-09-28 09:59 | - | ||
MIT_6.111 | 2016-12-09 09:15 | 46 | ||
config_from_flash.text | 2016-12-21 13:27 | 376 | ||
cyclone4-handbook.pdf | 2017-01-04 11:38 | 15M | ||
quartus_tcl_scripting.pdf | 2017-01-04 11:38 | 1.9M | ||
quartus_makefile_AN309 | 2017-01-04 11:52 | 2.3K | ||
git_notes | 2017-01-04 12:10 | 1.8K | ||
intro_to_vlis_franzon.pdf | 2017-01-05 08:40 | 1.9M | ||
shabany-Sharif_univ.pdf | 2017-01-05 08:42 | 4.6M | ||
TKT-1426_lect_4b_tut.fi.pdf | 2017-01-05 08:43 | 684K | ||
wroclaw_univ_fpga.pdf | 2017-01-05 08:44 | 1.1M | ||
test.sv | 2017-04-14 17:00 | 236 | ||
dv_script | 2017-04-14 17:01 | 119 | ||
instructions | 2017-04-14 17:13 | 787 | ||
default.svf | 2017-04-14 17:14 | 9.5K | ||
hw2.txt | 2017-04-25 12:06 | 3.7K | ||
System Verilog workflow.pptx | 2017-04-26 10:30 | 1.9M | ||
SystemVerilogWorkflow.pdf | 2017-04-26 10:33 | 780K | ||
Quiz1Solution.pdf | 2017-05-01 10:08 | 85K | ||
Quiz2Solution.pdf | 2017-05-09 09:16 | 194K | ||
grades.zip | 2017-05-15 09:57 | 179K | ||
q3.ans | 2017-05-15 10:13 | 1.5K | ||
reading/ | 2017-05-24 10:39 | - | ||
homework/ | 2017-05-30 10:05 | - | ||
Quiz4Solution.pdf | 2017-05-30 14:27 | 46K | ||
grades.pdf | 2017-06-20 12:38 | 42K | ||
IEEE_std_1800-2012.pdf | 2019-02-09 18:23 | 10M | ||
Doulous_slide_info.txt | 2019-12-26 11:26 | 6.7K | ||
quizzes/ | 2020-02-19 10:20 | - | ||
case_statements.txt | 2020-10-15 12:23 | 6.7K | ||
labs/ | 2021-10-22 17:55 | - | ||
current_webpage | 2021-12-01 10:33 | 22K | ||
webpages/ | 2021-12-01 10:33 | - | ||
vincent.tar.gz | 2024-03-28 18:42 | 29M | ||
beamer_lectures/ | 2024-03-28 21:50 | - | ||